Bachelor Informatica



# From VexCL to FPGAs

Tristan Laan

June 18, 2021

Supervisor(s): dr. ir. A.L. Varbanescu

#### Abstract

<span id="page-2-0"></span>[Field-programmable gate arrays \(FPGAs\)](#page-6-0) are capturing the interest of the high performance computing community. However, there are many computing frameworks that only support the use of [GPUs](#page-6-1) as accelerators, and, therefore, are not [FPGA-](#page-6-0)ready.

In this thesis we investigate such a framework, VexCL, and propose a porting process to turn VexCL code into a Xilinx Vitis application, which can run on a Xilinx [FPGA.](#page-6-0) Moreover, we expand this process to include [FPGA-](#page-6-0)specific optimizations.

We develop and demonstrate the process on an affine transformation application. To validate the generality of the process, we have also tested it on a second VexCL application. This second case-study demonstrates that the process and a part of the optimizations are portable.

We conclude that out porting process is systematic in nature and applicable for many VexCL applications. These promising results indicate that our process can be (partially) automated in a compiler, a task left for future work.

# Contents





# Abbreviations

- <span id="page-6-10"></span><span id="page-6-2"></span>BRAM block random access memory. [11,](#page-10-4) [12,](#page-11-3) [23,](#page-22-1) [33,](#page-32-5) [34,](#page-33-0) [37](#page-36-2)
- <span id="page-6-17"></span>CPU central processing unit. [22,](#page-21-3) [33,](#page-32-5) [46](#page-45-2)
- <span id="page-6-3"></span>CSR compressed sparse row. [41,](#page-40-3) [42,](#page-41-3) [44,](#page-43-1) [46](#page-45-2)
- <span id="page-6-12"></span>DDR double data rate. [12,](#page-11-3) [18,](#page-17-1) [23,](#page-22-1) [28](#page-27-4)
- <span id="page-6-9"></span>DSP digital signal processing. [11,](#page-10-4) [12,](#page-11-3) [23,](#page-22-1) [33](#page-32-5)
- <span id="page-6-4"></span>ELL ELLPACK. [42,](#page-41-3) [44](#page-43-1)
- <span id="page-6-0"></span>FPGA field-programmable gate array. [3,](#page-2-0) [9–](#page-8-3)[13,](#page-12-2) [18–](#page-17-1)[20,](#page-19-0) [22,](#page-21-3) [23,](#page-22-1) [27,](#page-26-4) [28,](#page-27-4) [32–](#page-31-1)[34,](#page-33-0) [37,](#page-36-2) [45,](#page-44-2) [46,](#page-45-2) [48,](#page-47-2) [50,](#page-49-0) [52,](#page-51-1) [55](#page-54-2)[–57](#page-56-1)
- <span id="page-6-1"></span>GPU graphics processing unit. [3,](#page-2-0) [9,](#page-8-3) [11,](#page-10-4) [13,](#page-12-2) [22,](#page-21-3) [27,](#page-26-4) [33,](#page-32-5) [34,](#page-33-0) [37,](#page-36-2) [42,](#page-41-3) [48,](#page-47-2) [50,](#page-49-0) [57](#page-56-1)
- <span id="page-6-6"></span>HDL hardware description language. [11](#page-10-4)
- <span id="page-6-20"></span>HELL hybrid ELL–CSR. [41,](#page-40-3) [42,](#page-41-3) [44,](#page-43-1) [46,](#page-45-2) see [CSR](#page-6-3) & [ELL](#page-6-4)
- <span id="page-6-7"></span>HLS high-level synthesis. [11,](#page-10-4) [22,](#page-21-3) [55](#page-54-2)
- <span id="page-6-5"></span>HPC high-performance computing. [9,](#page-8-3) [55](#page-54-2)
- <span id="page-6-15"></span>JSON JavaScript Object Notation. [22,](#page-21-3) [33](#page-32-5)
- <span id="page-6-8"></span>LUT look-up table. [11,](#page-10-4) [12,](#page-11-3) [23,](#page-22-1) [27,](#page-26-4) [33](#page-32-5)
- <span id="page-6-13"></span>MT/s megatransfers per second. [12](#page-11-3)
- <span id="page-6-18"></span>nvidia-smi NVIDIA System Management Interface. [33](#page-32-5)
- <span id="page-6-14"></span>PCIe Peripheral Component Interconnect Express. [12](#page-11-3)
- <span id="page-6-11"></span>SLR super logic region. [12](#page-11-3)
- <span id="page-6-19"></span>SpMV sparse matrix-vector multiplication. [41,](#page-40-3) [42,](#page-41-3) [44,](#page-43-1) [46,](#page-45-2) [48,](#page-47-2) [50,](#page-49-0) [52,](#page-51-1) [55,](#page-54-2) [56,](#page-55-2) [61,](#page-60-1) [62](#page-61-0)
- <span id="page-6-16"></span>XO Xilinx object. [22,](#page-21-3) [45](#page-44-2)

# CHAPTER 1

# Introduction

# <span id="page-8-3"></span><span id="page-8-1"></span><span id="page-8-0"></span>1.1 Context

[Field-programmable gate arrays \(FPGAs\)](#page-6-0) are capturing the interest of the [high-performance](#page-6-5) [computing \(HPC\)](#page-6-5) community to use as accelerator, because of their favourable energy consumption compared to other accelerators, like [graphics processing units \(GPUs\)](#page-6-1) [\[11,](#page-58-1) [12\]](#page-58-2). It is also becoming easier than ever to program [FPGAs,](#page-6-0) due to ongoing efforts to enable  $OpenCL<sup>1</sup>$  $OpenCL<sup>1</sup>$  $OpenCL<sup>1</sup>$ , C or  $C_{++}$  programs to target [FPGAs](#page-6-0) [\[23,](#page-59-0) [12\]](#page-58-2). Xilinx currently provides the Xilinx Vitis<sup>[2](#page-8-5)</sup> platform to run C++ and OpenCL programs on Xilinx [FPGAs.](#page-6-0)

However, many frameworks in the [HPC](#page-6-5) community, like Halide<sup>[3](#page-8-6)</sup> and PyTorch<sup>[4](#page-8-7)</sup>, aim to make it easier to write high-performance applications, and target GPU-like accelerators without explicitly writing OpenCL or CUDA. Yet most such frameworks only support GPUs. With the emergence of [FPGAs](#page-6-0) in the [HPC](#page-6-5) community, adding support for [FPGAs](#page-6-0) in such frameworks can be highly beneficial to understand whether [FPGAs](#page-6-0) can indeed become [HPC](#page-6-5) accelerators.

VexCL is a  $C_{++}$  library that adds support for vector arithmetic on a GPU using standard  $C_{++}$ operators [\[3\]](#page-58-3). Just like Halide and PyTorch, VexCL only supports using GPUs as accelerator. In this project we will focus on (1) designing and developing a strategy to run VexCL code on Xilinx [FPGAs,](#page-6-0) using Xilinx Vitis as target language, (2) proposing optimizations to this strategy to improve the performance of the application on [FPGAs,](#page-6-0) and (3) evaluating this strategy using representative applications.

# <span id="page-8-2"></span>1.2 Research question and approach

Our main research question is:

How can VexCL code be effectively compiled into code for [FPGAs?](#page-6-0)

To determine how we can compile code from VexCL to Xilinx Vitis for [FPGAs,](#page-6-0) we first need to select which intermediate representation that VexCL can produce (e.g., OpenCL or OpenMP) to use. Thus, our first subquestion is:

[SQ1] What language supported by VexCL is a convenient intermediate representation for compiling VexCL to Xilinx Vitis code for [FPGAs?](#page-6-0)

To answer this question, we study which intermediate representations VexCL can produce, experiment with these intermediate representations, and study previous work to determine what intermediate representations have already been used in different case-studies.

<span id="page-8-4"></span> $1$ OpenCL – <https://www.khronos.org/opencl/>

<span id="page-8-5"></span> $2$ Xilinx Vitis – <https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html>

<span id="page-8-6"></span> ${}^{3}$ Halide – <https://halide-lang.org/>

<span id="page-8-7"></span><sup>4</sup>PyTorch – <https://pytorch.org/>

Once both the input and output languages are selected, we can proceed designing our translation process, driven by the subquestion:

#### [SQ2] How can we design a step-by-step guide to convert VexCL code to Xilinx Vitis code that targets [FPGAs?](#page-6-0)

Here we will determine the requirements for our compiler and study design practices for [FPGA](#page-6-0) compilers. Following our design, we will provide a first prototype compiler based on this design.

Next we evaluate possible general optimizations that can be applied to ported applications. Thus, we propose the following subquestion:

#### [SQ3] What optimizations can we apply to applications ported from VexCL to Xilinx Vitis code that improve the performance of the code?

To answer this question, we will research several optimizations for Xilinx [FPGAs](#page-6-0) and apply them to a ported application to test how they perform.

Finally, we plan to validate the step-by-step compilation guide. To do so, we formulate one final subquestion:

#### [SQ4] How effective is the compilation guide?

To find out how effective the guide is, we use a more complicated VexCL application, and port it to Xilinx Vitis following our guidelines. We use this application to assess the correctness, completeness, and limitations of our guide.

# <span id="page-9-0"></span>1.3 Ethics

To support the computer science community, and improve innovation in this field, all the code used in this thesis is available open-source<sup>[5](#page-9-2)</sup>. Furthermore, we ensure, to the best of our abilities, that all design, implementation, data collection, and analysis included in this thesis are correct and transparent.

Indiscriminate testing and exhaustive experiments with [FPGAs](#page-6-0) can consume significant resources. Therefore, for all our development, testing, and validation, we made use of simulation and emulation for the early stages, and only used the expensive hardware design process for the final sets of experiments.

## <span id="page-9-1"></span>1.4 Thesis Outline

Chapter [2](#page-10-0) provides background information about VexCL, Xilinx [FPGAs,](#page-6-0) and on previous work in this research area. Then, in chapter [3,](#page-14-0) we present our step-by-step porting guide with a case study of porting a VexCL application to Xilinx Vitis, here we also evaluate the compilation of the ported application and execution of the application on a Xilinx [FPGA.](#page-6-0) In chapter [4](#page-26-0) we propose several optimizations that can be applied to a ported application, and evaluate the performance of the optimizations applied to the application we used in our case study. We further evaluate the effectiveness of the porting guide in chapter [5](#page-40-0) by testing it on another VexCL application. Lastly, in chapter [6,](#page-54-0) we conclude the effectiveness of our porting guide and propose future work that can be done to improve the porting process of VexCL applications to Xilinx [FPGAs.](#page-6-0)

<span id="page-9-2"></span> $5$ Source code – <https://gitlab.com/tristanlaan/vexcl2fpgas>

# CHAPTER 2

# Background

# <span id="page-10-4"></span><span id="page-10-1"></span><span id="page-10-0"></span>2.1 High-Level Synthesis

Historically, special [hardware description languages \(HDLs\),](#page-6-6) like Verilog and VHDL, have been used to program [FPGAs.](#page-6-0) Such languages provide an abstract way to describe computer circuits by describing what a module does, instead of its logical implementation [\[14\]](#page-58-4). A module in this case is the [HDL](#page-6-6) equivalence of a function in a programming language, and represents a logical unit on the [FPGA.](#page-6-0) A module for example describes which logical gates are used and how they are used together in a high-level description. The [HDL](#page-6-6) will then compile this module into a hardware circuit that can be programmed into the [FPGA.](#page-6-0) To do this, the [HDL](#page-6-6) tool has to allocate resources on the [FPGA,](#page-6-0) schedule operations to clock cycles, and bind them to the resources, bind variables to storage units, and bind transfers to buses.

To make programming [FPGAs](#page-6-0) easier and more wide-spread, [high-level synthesis \(HLS\)](#page-6-7) tools have been introduced. A [HLS](#page-6-7) tool takes a source language as input and compiles it either to a [HDL,](#page-6-6) or directly into a hardware circuit [\[2\]](#page-58-5). The first [HLS](#page-6-7) tools were created in the 1970s and became widely used in the mid-2000s [\[9\]](#page-58-6). [HLS](#page-6-7) tools have been using  $C/C++$  languages or derivations of it (such as SystemC) as input language; in more recent years, research has been put in using languages developed specifically for heterogeneous computation, like OpenCL, as source language [\[13\]](#page-58-7). [FPGA](#page-6-0) manufacturers, like Xilinx and Intel, have developed toolchains that support OpenCL programs making it easier for new users to start using [FPGAs](#page-6-0) [\[20,](#page-59-1) [7\]](#page-58-8). The advantage of using OpenCL is that there are many applications that already use OpenCL kernels for [GPU](#page-6-1) acceleration.

# <span id="page-10-2"></span> $2.2$  VexCL

VexCL is an OpenCL library that aims to make general purpose computing on [GPUs](#page-6-1) easier by providing intuitve notation for vector and matrix arithmetic [\[3\]](#page-58-3). Although there are alternative libraries that provide better performance, its ease-of-use and the provided wrapper functions stand out [\[10\]](#page-58-9). VexCL currently supports compiling to OpenCL, OpenMP and  $C_{++}$ , but also has support for custom backends.

# <span id="page-10-3"></span>2.3 FPGA architecture

[FPGA](#page-6-0) architectures differ from more traditional computer designs in the fact that [FPGAs](#page-6-0) consist of different components. The most important components are [look-up tables \(LUTs\),](#page-6-8) [digital](#page-6-9) [signal processing \(DSP\)](#page-6-9) slices, registers and [block random access memories \(BRAMs\)](#page-6-10) [\[21\]](#page-59-2).

<span id="page-11-3"></span>A [LUT](#page-6-8) takes a set amount of bits as input and produces a smaller amount of bits based on the input. This means that a [LUT](#page-6-8) of k bits can execute an arbitrary Boolean circuit consisting of  $k$  bits by programming the truth table of the circuit into the [LUT. LUTs](#page-6-8) generally have one or two output bits and five or six input bits, but it is possible to chain multiple [LUTs](#page-6-8) to create circuits which support an arbitrary amount of input and output bits. [\[17\]](#page-59-3)

A [DSP](#page-6-9) slice consists of more complex components that are specifically targeted towards [DSP](#page-6-9) applications. They have more input and output bits than [LUTs](#page-6-8) and can apply more complex operations like multiplication, single instruction, multiple data arithmetic of up to 48 bits and applying digital filters, like a Gaussian or Bloom filter. These [DSP](#page-6-9) targeted operations are also useful for complex arithmetic in more general applications. [\[18\]](#page-59-4)

Registers and [BRAMs](#page-6-10) provide a way store data in the process. Registers can store a few bits and [BRAMs](#page-6-10) can store larger amounts of data. [\[17\]](#page-59-3)

The components in a [FPGA](#page-6-0) will, once programmed, be interconnected into a pipeline which executes the design provided by the user.

#### <span id="page-11-0"></span>2.3.1 Xilinx Alveo U250 Architecture

The Xilinx Alveo U250 accelerator card consists of four [super logic regions \(SLRs\).](#page-6-11) A [SLR](#page-6-11) can store multiple kernels provided by the user, but a kernel can only target one [SLR.](#page-6-11) Each [SLR](#page-6-11) contains general [FPGA](#page-6-0) components that can be programmed in to a pipeline based on a kernel provided by the user. Each [SLR](#page-6-11) also connects to 16 GB of [DDR4](#page-6-12) memory running at 2400 megatransfers per second  $(MT/s)$ . Additionally, the first [SLR](#page-6-11) is also connected to the host device via a [Peripheral Component Interconnect Express \(PCIe\)](#page-6-14) Gen 3 connection using 16 lanes with a maximum speed of 8000 [MT/s,](#page-6-13) and the third [SLR](#page-6-11) has two network interfaces which both support speeds up to 100 Gb/s. In total, all the [SLRs](#page-6-11) consist of 1,728,000 [LUTs,](#page-6-8) 3,456,000 registers, 12,288 [DSPs](#page-6-9) slices and 1,280 memory blocks. [\[15\]](#page-59-5)

# <span id="page-11-1"></span>2.4 Compilation process

Xilinx provides three compilation targets, namely software emulation, hardware emulation and hardware execution. Xilinx provides these emulation targets to be able to test the code without access to a [FPGA,](#page-6-0) but also because it is significantly faster to compile the code for the emulators than to compile the code for hardware execution. [\[21\]](#page-59-2)

The software emulator runs the kernel sequentially on the CPU and allows to check the code for correctness, while having a very short compilation time.

The hardware emulator runs the code on a simulated [FPGA,](#page-6-0) and can be used to estimate the performance of the kernel on a [FPGA](#page-6-0) and to check if the code would run correctly on a [FPGA.](#page-6-0) Compiling for the hardware emulator than for the software emulator, and the software emulator is faster than the hardware emulator.

With hardware execution the kernel will be run on the [FPGA,](#page-6-0) and it can be used to verify that the code runs correctly and to check how fast it performs on the [FPGA.](#page-6-0) Compiling for hardware execution takes longer than compiling for both the software and hardware emulator.

# <span id="page-11-2"></span>2.5 Related Work

In this section we describe relevant related work. Specifically, we focus on porting applications to other programming languages, and applying optimizations to OpenCL kernels for [FPGAs.](#page-6-0) We note that, because the Xilinx Vitis platform is still very new (it was only released in October of 2019 [\[22\]](#page-59-6)), the research work using the Xilinx Vitis platform is still very limited.

## <span id="page-12-2"></span><span id="page-12-0"></span>2.5.1 Porting

Gozillon et al. are currently working on allowing  $\text{SYCL}^1$  $\text{SYCL}^1$  code to target Xilinx [FPGAs,](#page-6-0) using their triSYCL framework<sup>[2](#page-12-4)</sup>. SYCL is a  $C_{++}$  library that, like VexCL, aims to make it possible to write code for heterogeneous computation without the need to write the kernel and host code separately from each other. Early work from Gozillon et al. has shown that they have been successful in incorporating the Vitis compiler in the SYCL platform, allowing them to run SYCL applications using a Xilinx [FPGA](#page-6-0) as accelerator [\[5\]](#page-58-10). Currently they have only verified correctness for a single Xilinx [FPGA,](#page-6-0) and the performance does not yet reach the performance of Xilinx Vitis, but they are still working to improve this. This work is similar to our work, we both aim to add support for a C++ framework which does not currently support using [FPGAs](#page-6-0) as accelerator, and add possible optimizations to this compilation process. VexCL differs from SYCL however, in the sense that VexCL not only aims to be able to write code for heterogeneous computation in a single file, but also to simplify the code and minimize the knowledge required about heterogeneous computing to be able to write the code. Due to how tied this work is to the SYCL framework, we can not directly use their work to port VexCL applications, but we can take inspiration from their compilation pipeline to possibly integrate the Vitis compiler as VexCL back-end.

## <span id="page-12-1"></span>2.5.2 Optimizing

Recent works have shown that [GPU-](#page-6-1)optimized OpenCL kernels can be altered using certain strategies to be optimized for [FPGAs](#page-6-0) [\[23,](#page-59-0) [12\]](#page-58-2). These strategies consist of optimizations such as loop unrolling, shift registers and sliding windows. Optimized programs using such optimization techniques can be up to  $66\times$  faster than running a non-optimized program on the [FPGA](#page-6-0) [\[23\]](#page-59-0). Although these works are not specifically targeted to the Xilinx Vitis platform, they could be adapted and integrated into our porting process.

<span id="page-12-3"></span> $\rm ^1SYCL$  –  $\rm https://www.khronos.org/sycl$  $\rm https://www.khronos.org/sycl$ 

<span id="page-12-4"></span><sup>2</sup> triSYCL – <https://github.com/triSYCL/triSYCL>

# CHAPTER 3

# <span id="page-14-0"></span>Porting a VexCL application

# <span id="page-14-1"></span>3.1 Program description

<span id="page-14-3"></span>The program we will use for our case-study implements a simple affine transformation: it calcu-lates the expression given in equation [3.1,](#page-14-3) where  $\vec{y}$  and  $\vec{t}$  are vectors of length m,  $\vec{x}$  is a vector of length n and A is a  $m \times n$  matrix.

$$
\vec{t} = \vec{y} + A\vec{x} \tag{3.1}
$$

# <span id="page-14-2"></span>3.2 VexCL implementation

To start writing a VexCL program, we need some boilerplate code first, as can be seen in listing [1.](#page-14-4) The code simply includes the VexCL library and specifies that we want to use double precision math on our accelerator. We also set the VEXCL\_SHOW\_KERNELS flag because we want to see the OpenCL kernel that VexCL uses.

```
1 #define CL_TARGET_OPENCL_VERSION 120
2 #define VEXCL_SHOW_KERNELS
3 #include <vexcl/vexcl.hpp>
4
5 int main(int argc, char **argv) {
6 vex::Context ctx(vex::Filter::DoublePrecision);
7 \quad . \quad . \quad . \quad .8 return 0;
9 }
```
Listing 1: The boilerplate VexCL code.

We further need to initialize the input data of our equation, which can be seen in listing [2.](#page-15-0) We first need to create the input data on the host device, and then the data can be copied to the accelerator device. For the host side vectors we can simply use the std::vector implementation of C++. We implement the matrix A as a flattened vector, because VexCL does not support dense matrices without external libraries. Once the host vectors are initialized, we can specify the device-side vectors using vex::vector and copy the host-side data into the vectors. We have to cast the doubles of the host-side vectors to cl\_doubles for the device-side vectors. Note that

<span id="page-15-0"></span>we leave the output vector  $\vec{t}$  uninitialized on the accelerator, because the data in the vector will later be overwritten by the result of the equation.

```
1 size_t m = 7, n = 5;2 \quad \text{std}::vector<double> a(m * n), x(n), y(m), t(m);
3
4 // Initialize matrix + vectors
5 ...
6
7 // Transfer host-side doubles into device-side cl_double vectors
8 vex::vector<cl_double> A(ctx, a.size(), reinterpret_cast<cl_double*>(a.data()));
9 vex::vector<cl_double> X(ctx, x.size(), reinterpret_cast<cl_double*>(x.data()));
10 vex::vector<cl_double> Y(ctx, y.size(), reinterpret_cast<cl_double*>(y.data()));
11 vex::vector<cl_double> T(ctx, t.size();
```
Listing 2: The VexCL data initialization.

Once the vectors are initialized we can start calculating the equation. The relevant code can be seen in listing [3.](#page-15-1) The addition is very simple as VexCL simply overloads the addition operator to support device-side vector addition. VexCL does not support matrix multiplication out of the box however, so we have to implement this ourselves with VexCL commands. To perform the matrix vector multiplication  $A\vec{x}$ , we extent the vector  $\vec{x}$  to a  $m \times n$  (7 × 5) matrix X by repeating  $\vec{x}^{\mathsf{T}}$  for each row of X. Then we will perform an element-wise multiplication between A and X and reduce the result to a vector by summing the columns of the result together. Note that all the matrices are still implemented as flattened vectors, but the reshape and reduce functions of VexCL behave like the arguments are matrices and will handle the index conversion for us.

```
1 template <class M, class V>
2 auto prod(size_t m, size_t n, M &&A, V &&x) {
3 using namespace vex;
4 // Specify M×N matrix shape.
5 auto MxN = extents [m] [n];
6 // Reshape x to a matrix by copying x into each row of X.
7 \quad \text{auto X = reshape(x, MxN, extends[1]);}8 // Multiply A with X element-wise.
9 auto E = A * X;10 // Reduce matrix E to a vector of size M by summing over dimension 1.
11 return reduce<SUM>(MxN, E, 1);
12 }
13
14 int main(int argc, char **argv) {
15 ...
_{16} T = Y + prod(m, n, A, X);
17 ...
18 }
```
Listing 3: Equation [3.1](#page-14-3) calculated in VexCL.

When the calculations are finished, we can copy the results back to the host-device vector  $\vec{t}$ , as can be seen in listing [4.](#page-16-1) Note that we have to cast the cl\_doubles back to normal doubles.

<span id="page-16-2"></span><span id="page-16-1"></span>

Listing 4: VexCL copying back the results.

Table 3.1: Reference naming of VexCL kernel parameters to improve the readability.

# <span id="page-16-0"></span>3.3 VexCL kernel

Because we set the VEXCL\_SHOW\_KERNELS flag in our program, VexCL will output the OpenCL kernels it produced, which we can use to port the application to Xilinx Vitis. The produced kernel can be seen in listing [5.](#page-17-2) At the top of the file we have two pragmas that enable the double precision floating point numbers on supported hardware. Then we find an automatically generated function to sum two doubles. The actual kernel is generated as the kernel function vexcl\_vector\_kernel with 14 parameters. To improve the readability of this section, we will reference the parameters with the names defined in table [3.1.](#page-16-2) The first parameter, parameter 0, is the size of the output vector  $\vec{t}$ , which was equal to  $m = 7$ . The following parameters are the input and output buffers, which are ordered based on where they appear in the equation  $\vec{t} = \vec{y} + A\vec{x}$ . So buffer 1 corresponds to  $\vec{t}$ , buffer 2 corresponds to  $\vec{y}$ , buffer 3 corresponds to A and *buffer* 4 corresponds to  $\vec{x}$ .

Let us now take a look at the last five parameters, which are generated by the  $vex::reduce$ command, reduce start, reduce length 0, reduce stride 0, reduce length 1 and reduce stride 1. The parameters reduce length 0 and reduce stride 0 are the size of the first and second dimension of the input matrix respectively, so in our case reduce length  $0 = m$  and reduce length  $1 = n$ . The parameter reduce length 1 corresponds to how many values need to be summed together and the parameter reduce stride 1 indicates how many elements we have to skip in the underlying array of the input matrix to get to the next value to be summed. Because we are summing over the columns, reduce length  $1 = n$  and reduce stride  $1 = 1$ . Lastly *reduce start* is a global offset in the array, which we do not need so reduce start  $= 0$ .

We are now only left with the parameters slice 1, slice 2, slice 3 and slice 4, which are generated by the vex::reshape command. These parameters are used to convert a index into the flattened matrix X to an index into the vector  $\vec{x}$ , and are easier to understand if we look to the code where they are used. In the expression (slice\_1  $*$  (((slice\_2 + idx) / slice\_3) % slice\_4)), idx is the index in the flattened matrix and the outcome of the expression is the index in the vector  $\vec{x}$ . If we start from idx we see that a global offset slice 2 is added, this is only used if you slice an array, not when you reshape it, so in our case slice  $2 = 0$ . The next operation <span id="page-17-1"></span>in the expression is an integer division by slice 1. This division is used to repeat the several index multiple times and is useful to replicate a vector along the columns of a matrix, but that is not necessary in our case, so slice  $1 = 1$ . Then we see a modulo operation with *slice* 4, which is used to wrap around the index. In our case we wanted to replicate the vector along the rows of a matrix, so at each row of the matrix we want to start at index 0 again. This means slice  $4 = |\vec{x}| = n$ . Lastly we have a multiplication by *slice 1*, which can be used to skip every ith index if set to i. That is not needed in our case so slice  $1 = 1$ . The expression (slice\_1  $*$ (((slice\_2 + idx) / slice\_3) % slice\_4)) thus simplifies to (idx mod *n*) in our case.

Now that we have defined all the parameters, we can see that the kernel consists of a parallelized loop that runs over the elements of  $\vec{t}$ , which has an inner loop to calculate  $A\vec{x}$ , then adds the sum to  $\vec{y}$  and stores the result in  $\vec{t}$ .

```
1 #if defined(cl_khr_fp64)
2 # pragma OPENCL EXTENSION cl_khr_fp64: enable
3 #elif defined(cl_amd_fp64)
4 # pragma OPENCL EXTENSION cl_amd_fp64: enable
5 #endif
6
7 double SUM_double(double prm1, double prm2) {
8 return prm1 + prm2;
9 }
10
11 kernel void vexcl_vector_kernel(ulong n, global double *prm_1,
12 global double *prm_2, global double *prm_3_1, global double *prm_3_2_expr_1,
13 ulong prm_3_2_slice_1, ulong prm_3_2_slice_2, ulong prm_3_2_slice_3,
14 ulong prm_3_2_slice_4, ulong prm_3_start, ulong prm_3_length0,
15 long prm_3_stride0, ulong prm_3_length1, long prm_3_stride1)
16 \qquad \begin{matrix} \end{matrix}17 for (ulong idx = get\_global_id(0); idx < n; idx + get\_global_size(0)) {
18 double prm_3_sum = 0;
19 {
20 size_t pos = idx;
21 size_t ptr1 = prm_3_start + (pos % prm_3_length0) * prm_3_stride0;
22 for (size_t i1 = 0, ptr2 = ptr1; i1 < prm_3_length; ++i1,23 ptr2 + prm_3_stride1) {
24 size_t idx = ptr2;
25 prm_3_sum = SUM_double(prm_3_sum,
26 (prm_3_1[idx] * prm_3_2_expr_1[(prm_3_2_slice_1 * (
27 ((prm_3_2_slice_2 + idx) / prm_3_2_slice_3) % prm_3_2_slice_4))]));
<sup>28</sup> }
<sup>29</sup> }
_{30} prm_1[idx] = (prm_2[idx] + prm_3_sum);
31 \quad \frac{31}{2}32 }
```


## <span id="page-17-0"></span>3.4 Xilinx Vitis implementation

The Vitis implementation of the affine transformation needs two different files, where only one file is needed with VexCL, a file with the host code and a file with the device code.

#### <span id="page-18-0"></span>3.4.1 Device code

For the device code we port the OpenCL kernel, generated by VexCL, to a Xilinx Vitis C kernel. Note that we could have used a OpenCL kernel as well for the Xilinx Vitis implementation, but not all Vitis features are available in OpenCL [\[21\]](#page-59-2). To convert the OpenCL kernel to a C kernel, we can mostly copy the OpenCL kernel with little changes needed, as is visible in listing [6.](#page-18-2) First we need to wrap the code in a extern "C" block to avoid name mangling issues between C and  $C_{++}$  [\[21\]](#page-59-2). We also need to change some of the data types from OpenCL types to C types, so we remove the kernel and global keyword and replace the ulong, long and size\_t keywords with int. There are two OpenCL specific functions too that make sure that the loop is parallelized in OpenCL, get\_global\_id and get\_global\_size. The Vitis compiler does not have such a construct, so we can replace the for loop to simply start at zero, and increment by one. We specify the read-only buffers as const and rename the kernel to be more easily distinguishable. We need to add pragmas for the vectors to specify which interface protocol the [FPGA](#page-6-0) should use, we will use the Advanced eXtensible Interface 4 protocol, as recommended by Xilinx [\[16\]](#page-59-7). Lastly we also have to create a create a configuration file for the specific [FPGA](#page-6-0) to specify the main function and which memory interfaces the ports should be connected to. We will use [DDR](#page-6-12) interface 1 for all the parameters in our case, meaning all data transfers will happen over the same memory interface. This configuration file can be seen in listing [7.](#page-19-1)

```
1 extern "C" {
2 // Unchanged defines
 \overline{\mathbf{3}} ...
4
5 double SUM_double( double prm1, double prm2) {
6 return prm1 + prm2;
7 \quad \gamma8
9 void affinetrans(int n, double *prm_1, const double *prm_2,
10 const double *prm_3_1, const double *prm_3_2_expr_1, int prm_3_2_slice_1,
11 int prm_3_2_slice_2, int prm_3_2_slice_3, int prm_3_2_slice_4,
12 int prm_3_start, int prm_3_length0, int prm_3_stride0, int prm_3_length1,
13 int prm_3_stride1)
14 \frac{1}{2}15 #pragma HLS INTERFACE m_axi port=prm_1 bundle=aximm1
16 #pragma HLS INTERFACE m_axi port=prm_2 bundle=aximm1
17 #pragma HLS INTERFACE m_axi port=prm_3_1 bundle=aximm1
18 #pragma HLS INTERFACE m_axi port=prm_3_2_expr_1 bundle=aximm1
19
20 for(int idx = 0; idx < n; ++idx)
21 \left\{ \begin{array}{ccc} 2 & 1 \\ 1 & 1 \end{array} \right\}22 // Unchanged computations
23 \ldots ...
<sup>24</sup> }
25 }
```
Listing 6: A shortened version of the ported Xilinx Vitis kernel that can run on a [FPGA.](#page-6-0)

## <span id="page-18-1"></span>3.4.2 Host code

The first step in creating the Vitis host code is to replace the boilerplate VexCL code with boilerplate code that enables a connection with the [FPGA.](#page-6-0) As can be seen in listing [8,](#page-19-2) the defines change, and, instead of including VexCL, we include OpenCL. Setting up the context is also a bit different, where we only needed a single command for VexCL, we now need to write

```
1 platform=xilinx_u250_gen3x16_xdma_3_1_202020_1
2 debug=1
3 save-temps=1
4
5 [connectivity]
6 nk=affinetrans:1:affinetrans 1
7 sp=affinetrans_1.prm_1:DDR[1]
8 sp=affinetrans_1.prm_2:DDR[1]
9 sp=affinetrans_1.prm_3_1:DDR[1]
10 sp=affinetrans_1.prm_3_2_expr_1:DDR[1]
11
12 [profile]
13 data=all:all:all
```
Listing 7: A Xilinx configuration file for the affine transformation kernel on a U250 Xilinx [FPGA.](#page-6-0)

<span id="page-19-2"></span>our own code to connect to the [FPGA,](#page-6-0) and to load the Vitis kernel to the [FPGA.](#page-6-0)

```
1 #define CL_HPP_CL_1_2_DEFAULT_BUILD
2 #define CL_HPP_TARGET_OPENCL_VERSION 120
3 #define CL_HPP_MINIMUM_OPENCL_VERSION 120
4 #define CL_HPP_ENABLE_PROGRAM_CONSTRUCTION_FROM_ARRAY_COMPATIBILITY 1
5 #define CL_USE_DEPRECATED_OPENCL_1_2_APIS
6 #include <CL/cl2.hpp>
7 ...
8 int main(int argc, char **argv) {
9 // Get Xilinx device
10 const cl::Device device = get_xilinx_devices().front();
11 ...
12 // Load OpenCL kernel
13 cl::CommandQueue q(context, device, CL_QUEUE_PROFILING_ENABLE, &err);
14 cl::Kernel krnl affine transform(program, "affinetrans", &err);
15 ...
16 return 0;
17 }
```
Listing 8: The shortened boilerplate Xilinx Vitis code.

The declaration and initialization of the host vectors is the same in the Vitis implementation as it was in the VexCL implementation, but copying the data to the accelerator does change, as shown in listing [9.](#page-20-0) Instead of creating vex::vector objects, we need to create cl::Buffer objects and specify that we want to copy the data from a host pointer and if the data will be readable, writable or both.

We can now remove the VexCL vector computations, as that is already done in the [FPGA](#page-6-0) kernel. We do however need to call the kernel ourselves in the Vitis implementation. To do this, we first need to set the arguments of the kernel. In section [3.3](#page-16-0) we already specified which values corresponded to the arguments, so we can simply set the arguments to those values. In listing [10](#page-20-1) we set the arguments to the kernel and execute the kernel. We however first need to transfer the input buffers to the kernel and after the kernel is finished, we can transfer the output buffer back to the host device.

```
1 std::vector<double> a(m * n), x(n), y(m), t(m);
2
3 // Initialize matrix + vectors
4 ...
5
6 // Create the buffers and allocate memory
7 cl::Buffer A(context, CL_MEM_READ_ONLY | CL_MEM_USE_HOST_PTR,
8 sizeof(double) * a.size(), a.data(), &err);
9 cl::Buffer X(context, CL_MEM_READ_ONLY | CL_MEM_USE_HOST_PTR,
10 sizeof(double) * x.size(), x.data(), &err);
11 cl::Buffer Y(context, CL_MEM_READ_ONLY | CL_MEM_USE_HOST_PTR,
12 sizeof(double) * y.size(), y.data(), &err);
13 cl::Buffer T(context, CL_MEM_WRITE_ONLY | CL_MEM_USE_HOST_PTR,
14 sizeof(double) * t.size(), t.data(), &(err);
```
Listing 9: The data initialization in Xilinx Vitis.

```
1 // Set kernel arguments
2 krnl_affine_transform.setArg(0, (int) m);
3 krnl_affine_transform.setArg(1, T);
4 krnl_affine_transform.setArg(2, Y);
5 krnl_affine_transform.setArg(3, A);
6 krnl_affine_transform.setArg(4, X);7 krnl_affine_transform.setArg(5, 1);
8 krnl_affine_transform.setArg(6, 0);
9 krnl_affine_transform.setArg(7, 1);
10 krnl_affine_transform.setArg(8, (int) n);
11 krnl_affine_transform.setArg(9, 0);
12 krnl_affine_transform.setArg(10, (int) m);
13 krnl_affine_transform.setArg(11, (int) n);
14 krnl_affine_transform.setArg(12, (int) n);
15 krnl_affine_transform.setArg(13, 1);
16
17 // Schedule transfer of inputs to device memory, execution of kernel,
18 // and transfer of outputs back to host memory
19 q.enqueueMigrateMemObjects({Y, A, X}, 0);
20 q.enqueueTask(krnl_affine_transform);
21 q.enqueueMigrateMemObjects({T}, CL_MIGRATE_MEM_OBJECT_HOST);
22
23 // Wait for all scheduled operations to finish
24 q.finish();
```
Listing 10: Calling a kernel in Xilinx Vitis.

<span id="page-21-5"></span><span id="page-21-3"></span>

Table 3.2: Compilation and execution time of the Vitis kernel with different targets using a 12-core Intel Xeon Gold 6128 [GPU](#page-6-1) with 187 GiB of RAM capacity and a Xilinx Alveo U250 [FPGA.](#page-6-0) A random  $256\times256$  matrix and three random vectors with a length of 256 are used as input data to measure the execution time.

# <span id="page-21-4"></span><span id="page-21-0"></span>3.5 Verifying correctness

```
1 template <typename Vec>
2 std::vector<double> calculate_results(size_t m, size_t n, Vec A, Vec x,
\frac{3}{2} Vec y) {
4 auto res = std::vector<double>(m * n);5
6 for (size_t i = 0; i < m; ++i) {
7 double sum = 0;
8
9 // Calculate matrix multiplication of current row
10 for (size_t j = 0; j < n; ++j) {
11 sum + = A[i * n + j] * x[j];\begin{array}{ccc} & & & \text{ } \\ 12 & & & \text{ } \end{array}13
14 // Store results
15 res[i] = y[i] + sum;16 }
17
18 return res;
19 }
```
Listing 11: A sequential implementation of the affine transformation.

To test both the VexCL and the Xilinx Vitis implementation, listing [11](#page-21-4) presents a sequential version of the algorithm, to be used as reference implementation. We check if the output of the accelerated version matches the output of this sequential version. To account for floating point errors, we check if  $|(acc[i] - ref[i])/ref[i]| < 0.01$  holds for each element in the output vectors of the accelerated implementation (*acc*) and the reference implementation (*ref*).

To be able to use the same input data for both the VexCL implementation and Vitis implementation, we present a [JavaScript Object Notation \(JSON\)](#page-6-15) format that describes the size and data of the matrix and vectors, as can be seen in listing [12.](#page-22-2) This file can then be parsed by both implementations to read the same input data, and we can now change the input data without recompiling the program.

# <span id="page-21-1"></span>3.6 Compiling and running the ported application

#### <span id="page-21-2"></span>3.6.1 Compilation and execution time

As described in chapter [2,](#page-10-0) there are three compilation targets for the Vitis kernel, software emulation, hardware emulation and hardware execution. To compile the kernel, we must first

```
1 \quad \text{f}\overline{\phantom{a}} "A": {
3 "size": [2, 2],
4 "data": [[0, 1], [2, 3]]
5 \qquad \qquad },
6 ''x'': {
\overline{7} "size": [2],
8 "data": [4, 5]
9 },
_{10} "y": {
11 "size": [2],
12 "data": [6, 7]
13 }
14 }
```
Listing 12: [JSON](#page-6-15) format to describe input data.

<span id="page-22-3"></span>

Figure 3.1: System diagram of the affine transformation implementation on Xilinx Vitis FPGA.

run the [HLS](#page-6-7) compiler to turn the kernel into a [Xilinx object \(XO\)](#page-6-16) file, and then run the linker of the Vitis compiler to turn the [XO](#page-6-16) file into a binary for the [FPGA](#page-6-0) device. In table [3.2](#page-21-5) we show the time it takes to compile the kernel for these three targets using a 12-core Intel Xeon Gold 6128 [central processing unit \(CPU\),](#page-6-17) and how long it takes each version to compute the affine transformation of a random  $256\times256$  matrix and three random vectors with a length of 256. We can see that compiling for hardware execution indeed takes much longer than compiling for emulation. We can also see that running the hardware emulation is very slow in comparison to software emulation and hardware execution.

### <span id="page-22-0"></span>3.6.2 Compiled FPGA kernel

Once we compile the kernel, we can let the Vitis Analyser produce a system diagram. This diagram can be seen in figure [3.1.](#page-22-3) We can see that all the buffers are connected to the [DDR](#page-6-12) memory interface, and that the other parameters are directly fed by a control bus. We can also see that our design uses 7,356 [LUTs,](#page-6-8) 2 [BRAMs,](#page-6-10) 10,022 registers and 17 [DSP](#page-6-9) slices.

<span id="page-23-0"></span>





Figure 3.2: Application timeline of ported Vitis application to calculate an affine transformation, showing the OpenCL calls, data transfers and kernel executions. A random 256×256 matrix and three random vectors with a length of 256 are used as input data for the application. Subfigure [\(a\)](#page-23-0) shows the full timeline, while sub-figure [\(b\)](#page-23-0) shows the timeline zoomed in on the kernel execution and data transfers.

<span id="page-24-2"></span>

Table 3.3: Analysis of the application timeline in figure [3.2,](#page-23-0) showing how long each part of the ported affine transformation application approximately takes. A random  $256\times256$  matrix and three random vectors with a length of 256 are used as input data for the application.

<span id="page-24-3"></span>

Table 3.4: Kernel code changes from VexCL to Xilinx Vitis.

## <span id="page-24-0"></span>3.6.3 Application timeline

Using the Xilinx profiler we can create an application timeline with information about OpenCL API calls, data transfers and kernel execution time from a run of our application. In figure [3.2](#page-23-0) we show a timeline of our ported Vitis application that is run using a randomly generated  $256\times256$ matrix and three randomly generated vectors of size 256. In table [3.3,](#page-24-2) we show how long each part of the application takes, as derived from the timeline. We can see that most time is spend loading the kernel to the [FPGA,](#page-6-0) and verifying the results. That verifying the results using a sequential implementation of the algorithm is slow compared to computing the results on the [FPGA](#page-6-0) is expected and shows that our implementation is faster than the sequential version. That loading the kernel takes the longest time in this case is also expected, since the input data is very small and is thus easy to compute. The time it takes to load the kernel to the [FPGA](#page-6-0) is constant, while the time it takes to do the other tasks is dependent on the size of the input.

# <span id="page-24-1"></span>3.7 Porting guidelines

The steps needed to convert the VexCL code to Vitis code are shown in table [3.5](#page-25-0) for the host code, and in table [3.4](#page-24-3) for the kernel. Users can use these tables to match patterns in the VexCL and OpenCL code, and then replace them with the Xilinx Vitis counterpart. This simplifies the process of porting a VexCL application to Xilinx Vitis. The tables can also serve as a basis to describe which tasks are necessary to automate the process of converting a VexCL application to Xilinx Vitis.

<span id="page-25-0"></span>

<b>VexCL</b>	Xilinx Vitis
	$device = get$ xilinx $devices()$ . front();
ctx(vex::Filter::DoublePrecision);	cl::CommandQueue q(context, device,
	CL QUEUE_PROFILING_ENABLE, &err);
	cl::Kernel krnl_name(program, kernel_function_name, &err);
vex::vector <cl type=""> <math>A(\text{ctx}, a.size(),</math></cl>	cl::Buffer A(context, CL MEM READ ONLY
$a.data()$ ;	CL MEM USE HOST PTR, sizeof(type) $*$ a.size(), a.data(),
	&err);
vex::vector <cl type=""> <math>T(\text{ctx}, t.size());</math></cl>	cl::Buffer $T$ (context, CL MEM WRITE ONLY
	CL MEM USE HOST PTR, sizeof(type) $*$ t.size(), t.data(),
	&err);
$\cdots$	
$vex::copy(T.begin(), T.end(), t.data());$	
$T = X + Y$ ;	$krl$ $name.setArg(0, output\_vector\_size);$
	$kml$ name.setArg $(1, T)$ ;
	$kml$ name.setArg $(2, X);$
	$kml$ name.setArg $(3, Y);$
reshape(X, extents[m][n], extents[1])	krnl_name.setArg(0, output_vector_size);
	$kml$ name.setArg $(1, X)$ ;
	krnl name.set $Arg(2, 1)$ ; // skip indices
	$kml$ name.setArg $(3, 0)$ ; // offset
	$kml$ name.set Arg $(4, 1)$ ; // repetitions
	$kml$ name.setArg $(5, n)$ ; // modulo
$reduce <\!\!\overline{OP}\!\!>\!\!$ (extents[m][n], X, 1)	$krl\_name.setArg(0, output\_vector\_size);$
	$kml$ name.setArg $(1, X);$
	krnl name.set $Arg(2, 0)$ ; // offset
	$kml\_name.setArg(3, m); //$ first dimension matrix
	$kml$ name.set Arg $(4, n)$ ; // second dimension matrix
	krnl name.setArg $(5, n)$ ; // amount of values to reduce each time
	$kml\_name.setArg(6, 1); //$ distance between values
Finished computations	q.enqueueMigrateMemObjects(input_buffers, 0);
	q.enqueueTask $(krnl \ name);$
	q.enqueueMigrateMemObjects( <i>output buffers</i> ,
	CL_MIGRATE_MEM_OBJECT_HOST);
	$q$ .finish $()$ ;

Table 3.5: Host code changes from VexCL to Xilinx Vitis.

# CHAPTER 4

# <span id="page-26-4"></span><span id="page-26-0"></span>Improving the performance of a ported application

In chapter [3](#page-14-0) we provide a porting process to create a Xilinx Vitis application based on a VexCL application. In this chapter we extend this process with several optimizations that can be applied on a newly-ported Vitis application.

# <span id="page-26-1"></span>4.1 Optimizations

#### <span id="page-26-2"></span>4.1.1 Memory alignment

The GNU memory allocator, used by the compiler of the host code, aligns the memory by eight or sixteen bytes depending on the specific system [\[8\]](#page-58-11), but Xilinx [FPGAs](#page-6-0) align memory to 4000 bytes internally. So if the host code allocates buffers to transfer data to the [FPGA](#page-6-0) using the default allocator, the program will internally have to copy the data to a new buffer that is aligned to 4000 bytes [\[21\]](#page-59-2). To prevent this from happening, we have to use a special allocator that aligns the data to 4000 bytes from the start. This can be done using the posix\_memalign function, which allows the user to specify the memory alignment to use.

#### <span id="page-26-3"></span>4.1.2 Fixed-point arithmetic

On [GPUs](#page-6-1) it is common to use floating-point numbers to represent decimal numbers. In this representation one bit is reserved to represent a sign  $(s)$ , a fixed amount of bits is reserved to represent an exponent  $(e)$  and a fixed amount of bits is reserved to represent a fraction  $(d)$ , the number is then represented as  $(-1)^s \times 2^e \times (1.d)_2$ . Xilinx [FPGAs](#page-6-0) also support floating-point numbers, but in contrast to [GPUs,](#page-6-1) Xilinx [FPGAs](#page-6-0) additionally support a fixed-point representation for decimal numbers. This representation uses the format  $n + \frac{1}{f}$ , where n and f are numbers of a fixed amount of bits.

The biggest drawback of using fixed-point numbers is that while the accuracy of fixed-point numbers is fixed, no matter the size of the number, the limits of the numbers it can represent are lower than a floating-point number of the same amount of bits. So if both very large or very small numbers have to be represented, floating-point numbers are a better choice.

An advantage of fixed-point numbers is that fixed-point arithmetic is more efficient than floatingpoint arithmetic on Xilinx [FPGAs.](#page-6-0) Finnerty and Ratigner show that a fixed-point number implementation of their algorithm, in comparison to a floating-point number implementation, has more than seven times lower latency, more than 80% lower power requirements and requires eleven times less [LUTs](#page-6-8) in the logic circuit on a Xilinx [FPGA](#page-6-0) [\[4\]](#page-58-12).

<span id="page-27-4"></span>Another Xilinx [FPGAs](#page-6-0) implementation specific advantage is that while floating-point numbers can only be used with single- or double-precision on the [FPGA,](#page-6-0) Xilinx allows user to specify how many bits are used to store the numbers  $n$  and  $f$  of the fixed-point number.

### <span id="page-27-0"></span>4.1.3 Burst transfers

To get data from the [DDR](#page-6-12) memory interface, the [FPGA](#page-6-0) has to make a read request, which causes a read latency, similarly after writing data the [FPGA](#page-6-0) has to wait for a write acknowledgment, which causes a write latency. To reduce the amount of time waiting for the total amount of read requests and write acknowledgments, we can increase the amount of data we request or send in one read or write request. This is called bursting. Bursting can give up to a four to five times performance improvement [\[19\]](#page-59-8).

#### <span id="page-27-1"></span>4.1.4 Saturating data width

The [DDR](#page-6-12) memory interface of the [FPGA](#page-6-0) support a maximum data width of 512 bits, but by default the data width will be matched by the size of the data type. So if you use an int as data type the data width will be 32 bits, and if you use a double as data type the width will be 64 bits. To improve the maximum data transfer rate, it is possible to widen the data width and allow more data to be transferred at the same time. We can for example store sixteen 32-bit integers in a single 512-bit integer and retrieve the original sixteen 32-bit integers using bit shifts.

# <span id="page-27-2"></span>4.2 Applying the optimizations

### <span id="page-27-3"></span>4.2.1 Memory alignment

The memory alignment optimization can be easily integrated into the vectors we use, because the std::vector class has support for a custom allocator. In listing [13](#page-27-5) we show this custom allocator, which makes use of the **posix\_memalign** function mentioned before. To use this custom allocator we replace  $std$ ::vector calls in the host code that was in the form of  $std$ ::vector<T> $x(m)$ ; from the porting process in chapter [3,](#page-14-0) to  $std::vector(T, aligned\_allocator(T>> x(m));$ 

```
1 template <typename T>
2 struct aligned_allocator
3 {
4 using value type = T;
5 T* allocate(std::size_t num)
6 \quad 6void* ptr = nullptr;8 if (posix_memalign(&ptr,4096,num*sizeof(T)))
9 throw std::bad_alloc();
10 return reinterpret_cast<T*>(ptr);
11 }
12 void deallocate(T* p, std::size_t num)
13 {
14 free(p);
15 \quad \frac{1}{2}16 };
```
Listing 13: A custom aligned allocator that can be used by  $\texttt{std::vector}.$ 

## <span id="page-28-0"></span>4.2.2 Fixed-point arithmetic

Xilinx provides fixed-point number support through the ap\_fixed and ap\_ufixed data type for signed and unsigned numbers respectively. We can create our own custom fixed-point by declaring it using typedef ap\_fixed<W,  $I$ ,  $Q$ ,  $O$ ,  $N$ > fix\_t;.

W specifies the total size of the number in bits, and I the number of bits used for the nonfraction part of the number. The amount of bits used for the fraction part of the number is automatically calculated by  $W - I$ . To find the correct number for W and I, we have to determine the range of numbers we want to represent. If we for example want to represent numbers ranging from -250 to 240 with a precision of at least 0.01. then we need to reserve at least  $\lceil \log_2(\max(250, 240)) \rceil + 1 = 9$  bits for the non-fraction part of the number. Note that we had to add one for the sign, and choose the maximum between 250 and 240 because the amount of numbers that can be represented is symmetric around zero. For the fraction part of the number we need at least  $\lceil \log_2(\frac{1}{0.01}) \rceil = 7$  bits. So in this case we would declare  $W = 9 + 7 = 16$  and  $I = 9$ .

Q represent the quantization mode and describes how numbers should be rounded if the fraction is too small for the fixed-point number. Here you can choose modes to round or truncate to  $\pm \infty$ or zero, by default it rounds to  $+\infty$ .

Lastly, O and N define what happens in case of an overflow. O specifies the overflow mode, by default this is to wrap around like the C int data type, but it is also possible to use saturation, which means that numbers that are too large to be represented will be set to a specific value. For this specific value it is possible to choose the closest number to the represented number or zero. N specifies the amount of saturation bits that are used in the wrap around mode, and specify how many bits will be copied when wrapping around. If  $N = 1$  for example, positive numbers will stay positive and negative numbers will stay negative. In contrast, if  $N = 0$  than positive numbers will wrap around to negative values and vice versa, a graphical example of this behaviour can be seen in figure [4.1.](#page-29-0) By default  $N = 0$ .

Once we have specified our data type, we can simply replace the original double declarations from our porting process in chapter [3](#page-14-0) with matching fix\_t declarations.

#### <span id="page-28-1"></span>4.2.3 Burst transfers

Typically our kernels have a structure similar to algorithm [1,](#page-28-2) first we read the data, then we do some computation and lastly we store the results. Sometimes we do this in one step, i.e.  $out[i] \leftarrow Compute(A[i], B[i]),$  but then we have to first split it up in multiple steps before we can apply this optimization.

```
1: for i \leftarrow 0 to n step 1 do<br>2: a \leftarrow A[i]2: a \leftarrow A[i]<br>3: b \leftarrow B[i]3: b \leftarrow B[i]<br>4: c \leftarrow Com4: c \leftarrow Compute(a, b)<br>5: out[i] \leftarrow cout[i] \leftarrow c6: end for
```
Algorithm 1: A typical kernel structure.

To make use of burst transfers in algorithm [1,](#page-28-2) we increase the step size of the for-loop, and add new for-loops around the read part, compute part and write part. If we add max\_read\_burst\_length and max\_write\_burst\_length to the memory pragmas we specified in chapter [3,](#page-14-0) Xilinx can automatically use burst transfers for the new small for-loops. In algorithm [2](#page-29-1) we show the new optimized kernel, which uses a burst size of 16. Note that the temporary variables have become temporary arrays, and that we have to add a boundary check for the case that  $n$  is not divisible by burst.

<span id="page-29-0"></span>

Figure 4.1: Graphical representation of the difference between the amount of saturation bits in fixed-point numbers with wrap around overflow.

<span id="page-29-1"></span>1:  $burst \leftarrow 16$ 2: for  $i \leftarrow 0$  to *n* step burst do<br>3: chunk  $\leftarrow burst$ 3:  $chunk \leftarrow burst$ <br>4: **if**  $(i + burst)$  $\textbf{if } (i + burst) > n \textbf{ then }$  b Boundary check 5:  $chunk \leftarrow n - i$ <br>6: **end if** end if 7: for  $j \leftarrow 0$  to *chunk* step 1 do<br>8:  $a[j] \leftarrow A[i + j]$ 8:  $a[j] \leftarrow A[i + j]$ <br>9:  $b[j] \leftarrow B[i + j]$ 9:  $b[j] \leftarrow B[i+j]$ <br>10: **end for** end for 11: for  $j \leftarrow 0$  to chunk step 1 do<br>
12:  $c[j] \leftarrow Compute(a[j], b[j])$ 12:  $c[j] \leftarrow Compute(a[j], b[j])$ <br>13: **end for** end for 14: for  $j \leftarrow 0$  to *chunk* step 1 do<br>15:  $out[i + j] \leftarrow c[j]$ 15:  $out[i + j] \leftarrow c[j]$ <br>16: **end for** end for 17: end for

Algorithm 2: A typical kernel structure with burst transfers of 16 elements.

### <span id="page-30-0"></span>4.2.4 Saturating data width

To take advantage of saturated data widths, we have to make sure that our kernel can take advantage of being able to read multiple data elements at once, i.e. we have to make sure that our algorithm already makes use of burst transfers. So to show how to implement this optimization, we will start with the kernel specified in algorithm [2.](#page-29-1) If we assume that  $A, B$ and *out* are arrays of doubles, then the current data width will be 64-bits. To increase the data width we can create a struct that consists of multiple doubles, then the struct has a larger data width than 64-bits. If we want to achieve a data width of 512-bits, we can create a struct that consists of  $\frac{512}{64} = 8$  doubles, as shown in listing [14.](#page-30-2) Now we can use this new data type in our algorithm, as can be seen in algorithm [3.](#page-30-3) We add a new width variable to denote the amount of elements in the struct, and use bit shifts and moduli to retrieve the original data. Note that we do not need to change the host code, as the struct data is still in the same location when using the structs.

```
1 typedef struct {
2 double data[8]:
3 } double_v;
```
Listing 14: Example struct consisting of eight doubles to saturate the data width.

```
1: burst \leftarrow 162: width \leftarrow 8
 3: loqwidth \leftarrow 3
 4: for i \leftarrow 0 to n step burst do<br>5: chunk \leftarrow burst
 5: chunk \leftarrow burst<br>6: if (i + burst)if (i + burst) > n then \triangleright Boundary check
 7: chunk \leftarrow n - i<br>8: end if
           end if
9: for j \leftarrow 0 to chunk step 1 do 10: k \leftarrow i + j10: k \leftarrow i + j<br>11: a[i] \leftarrow A11: a[j] \leftarrow A[k \gg \text{logwidth}]\text{.}data[k \mod \text{width}]\n<br>
12: b[j] \leftarrow B[k \gg \text{logwidth}]\text{.}data[k \mod \text{width}]\n12: b[j] \leftarrow B[k \gtgt \text{logwidth}].data[k \mod width]<br>13: end for
           end for
14: for j \leftarrow 0 to chunk step 1 do<br>
15: c[j] \leftarrow Compute(a[j], b[j])15: c[j] \leftarrow Compute(a[j], b[j])<br>16: end for
           end for
17: for j \leftarrow 0 to chunk step 1 do 18: k \leftarrow i + j18: k \leftarrow i + j<br>19: out[k \gtgt;19: out[k \gtgt \log width].data[k \mod width] \leftarrow c[j]<br>20: end for
           end for
21: end for
```
Algorithm 3: Typical kernel structure with burst transfers and higher data width.

## <span id="page-30-1"></span>4.3 Testing the optimizations

To see how the optimizations perform, we will apply them to the ported affine transformation application as described in chapter [3,](#page-14-0) and compare their performance and power usage by running <span id="page-31-1"></span>them with different input sizes and using different profiling tools to extract the execution time and power usage.

#### <span id="page-31-0"></span>4.3.1 Implementations

To test the optimizations we propose five optimized versions of the affine transformation application from chapter [3](#page-14-0) and compare them to the unoptimized vitis port and the original VexCL application from chapter [3.](#page-14-0)

#### Common optimizations

The first optimization we propose, optimization 1, applies the memory alignment strategy described in subsection [4.2.1](#page-27-3) to the unoptimized version of the affine transformation application. This optimization also inlines the unnecessary SUM\_DOUBLE function. Lastly this optimization rearranges the memory interfaces,  $t$  keeps using the first interface,  $y$  and  $A$  will use the second interface and  $x$  will use the third interface. This rearrangement makes sure that data that can be read at the same time does not use the same interface. We use this optimization to test how much influence applying common optimizations have on the performance of the application.

#### Fixed-point arithmetic optimization

The second optimization, optimization 2, builds upon optimization 1 by replacing the doubleprecision floating-point data types with fixed-point data types as described in subsection [4.2.2.](#page-28-0) We specify two new data types,  $fix_t = ap_fixed < 18$ , 7, AP\_RND, AP\_SAT> and  $lfix_t =$ ap\_fixed<64, 54, AP\_RND, AP\_SAT>. The fix\_t data type can represent numbers from −64 to 64 with a precision of  $\frac{1}{2048} \approx 3.88 \cdot 10^{-4}$  and the litr\_t data type can represent numbers from  $-2^{53}$  to  $2^{53}$  with the same precision as fix\_t. We will replace the data types of the input buffers A, x and y with the fix\_t data type, and replace the data types of the output buffer t and internal variable prm\_3\_sum with the lfix\_t data type. We use this optimization to test if fixed-point numbers indeed have higher performance than floating-point numbers on Xilinx [FPGAs.](#page-6-0)

#### Burst transfer optimization

Optimization 3 applies the burst transfer strategy, as described in subsection [4.2.3,](#page-28-1) to optimization 2. We choose a burst size of 256, because the memory bus supports bursts of up to 16 kib. We include this optimization to test if burst transfers have an impact on the performance of the application.

#### Data width saturation optimization

Optimization 4 adapts optimization 3 to saturate the data width of the burst transfers, as described in subsection [4.2.4.](#page-30-0) To accomplish this, we present two new data types,  $fix\_v$ struct  $\{fix_t \}$  data $[16]\}$  and  $lfix_v = struct \{lfix_t \}$  data $[8]\}$ . We change the data types of A, x and y from  $fix_t$  to  $fix_v$  and the data type of t from  $list_x$  to  $list_x$ . We add this optimization to see if data width saturation improves the performance of burst transfers in the application.

#### Smaller fixed-point numbers optimization

The last optimization, optimization 5, is the same as optimization 4, but with a small change to the lfix<sub>t</sub> data type. lfix<sub>t</sub> = ap\_fixed <64, 54, AP\_RND, AP\_SAT> is redefined to  $list_t = ap_fixed < 44$ , 33, AP\_RND, AP\_SAT>, so the precision stays the same, but the data type can now only represent numbers from  $-2^{32}$  to  $2^{32}$ , instead of numbers from  $-2^{53}$  to  $2^{53}$ . We include this optimization to see how much impact the size of the fixed-point numbers has on the performance of the application.

### <span id="page-32-5"></span><span id="page-32-0"></span>4.3.2 Input sizes

As described in chapter [3,](#page-14-0) the application calculates an affine transformation defined as  $\vec{t} =$  $\vec{y} + A\vec{x}$ , so if the matrix A is a  $m \times n$  matrix, then  $\vec{t}$  and  $\vec{y}$  should be of size m and  $\vec{x}$  should be of size n. So to describe the input sizes, we only have to define the size of matrix  $A$ , and the sizes of the vector can be derived from the size of the matrix. We will test the application with matrix sizes  $32\times32$ ,  $256\times256$ ,  $1024\times1024$ ,  $5000\times5000$  and  $10^4\times10^4$  to see how the applications perform as the size increases. Note that we moved away from powers of 2 with the two largest matrices, because this might be a disadvantage for optimization 3, 4 and 5, as they all have burst sizes of 256 and both  $5000 \times 5000$  and  $10^4 \times 10^4$  are not divisible by 256. We also test matrix sizes of  $2000\times2000$ ,  $2\times2.10^6$  and  $2.10^6\times2$  to see how good the applications perform when the size of the matrix is unbalanced, compared to a square matrix.

### <span id="page-32-1"></span>4.3.3 Hardware

All the testing will be done on a machine with a 12-core Intel Xeon Gold 6128 [CPU,](#page-6-17) 187 GiB of RAM capacity, a NVIDIA RTX 2080Ti [GPU](#page-6-1) and a Xilinx Alveo U250 [FPGA.](#page-6-0)

### <span id="page-32-2"></span>4.3.4 Profiling tools

In all implementation we measure the time it takes to execute the application, excluding the input data initialization and correctness verification, which we refer to as the wall time for simplicity. To measure the wall time, we use the steady clock from the  $C_{++}$  standard library. On the [FPGA](#page-6-0) implementations we also use the Xilinx profiler to measure the kernel execution time, and the power usage of the [FPGA.](#page-6-0) For the VexCL implementation we only measure the power usage by running the [NVIDIA System Management Interface \(nvidia-smi\)](#page-6-18) program<sup>[1](#page-32-6)</sup> in the background, which can measure the power draw of a NVIDIA [GPU,](#page-6-1) while running the application.

Both the Xilinx profiler and the [nvidia-smi](#page-6-18) program measure the power usage over time, this will generally stay the same while running the application. However because we run the [nvidia-smi](#page-6-18) program in the background, the profiler of the NVIDIA [GPU](#page-6-1) will start a little earlier than the program we want to measure, so to account for this, we drop values that are smaller or equal to 1 watt.

#### <span id="page-32-3"></span>4.3.5 Method

To compare all the implementations, we first generate input data of different sizes, as described in subsection [4.3.2.](#page-32-0) We then run all the different implementations with the same input data and the profiling tools active to retrieve the measurement data. We repeat this experiment ten times, with different input data each run. We then calculate the average and standard deviation of the wall time, kernel time and power usage from all ten runs. Note that the power usage will be averaged over more than ten values, because the power usage is measured multiple times during each run. We can also approximate the total energy usage from the wall time and power usage, by calculating  $E = P \cdot t$ , where E is the approximate total energy usage in watt-hours (Wh), P is the average power usage in watts  $(W)$  and t is the execution time in hours  $(h)$ .

The input data of the larger matrices can be very large, the largest matrix has a size of  $\frac{10^4 \cdot 10^4 \cdot 8}{10^6}$ 800 MB, if it is efficiently encoded, if we use the [JSON](#page-6-15) format as described in chapter [3,](#page-14-0) it will be approximately 2 GB. To be able to load this data efficiently into the application we need a faster solution than our [JSON](#page-6-15) implementation, so we use a Python script to generate C code with the input data hard-coded into arrays, and then compile this C code to a shared object that is linked to all the implementations.

#### <span id="page-32-4"></span>4.3.6 Results

All the raw averaged data from the results of the experiment can be found in appendix [A.](#page-60-0)

<span id="page-32-6"></span> $1$ nvidia-smi – <https://developer.nvidia.com/nvidia-system-management-interface>

<span id="page-33-1"></span><span id="page-33-0"></span>

<b>Version</b>	LUTs	<b>BRAMs</b>	Registers	<b>DSP</b> slices
Unoptimized	$7,346$ $(0.43\%)$	$2(0.07\%)$	$\overline{10,022}$ $\overline{(0.34\%)}$	$17(0.14\%)$
Optimization 1	$8,074$ $(0.47\%)$	$3(0.11\%)$	11,138 (0.38%)	17 $(0.14\%)$
Optimization 2	$7,285$ $(0.42\%)$	$2(0.07\%)$	$9,317$ $(0.32\%)$	$7(0.06\%)$
Optimization 3	$8,921(0.52\%)$	17 $(0.63\%)$	$10,344$ $(0.35\%)$	$7(0.06\%)$
Optimization 4	$11,152$ $(0.62\%)$	$26(0.97\%)$	$19,116$ $(0.65\%)$	$7(0.06\%)$
Optimization 5	$8,734$ $(0.51\%)$	17 $(0.63\%)$	$10,202$ $(0.35\%)$	$7(0.06\%)$

Table 4.1: Resource utilization of Xilinx Vitis kernels compiled for a Xilinx Alveo U250 accelerator card.

#### Resource utilization

In table [4.1](#page-33-1) we show the resource utilization of the compiled kernels on the [FPGA.](#page-6-0) We can see that optimization 1 uses more resources than the unoptimized kernel. We can also see that optimization 2 uses less resources than both optimization 1 and the unoptimized version. Optimization 3 has a large increase in resources compared to the previous versions, especially in [BRAM](#page-6-10) usage. Optimization 4 uses even more resources, and uses the most resources of all implementations. Lastly optimization 5 uses less resources than the version it was based off, optimization 3.

#### Wall time

In figure [4.2](#page-34-0) we show the average wall time of each implementation per dimension.

We can see that the VexCL implementation is generally faster, especially as the matrix grows bigger, except for the wide  $2\times2.10^6$  matrix.

Optimization 1 is always faster than the unoptimized Vitis implementation, generally around 25%, except for the tall matrix, there optimization 1 is only about 5% faster than the unoptimized version.

Optimization 2 is mostly between 5% and 20% faster than optimization 1, except for the  $1024\times1024$  matrix, where it is 3% slower.

Looking at optimization 3, we can see that, while it is  $18\%$  faster than optimization 2 for the  $32\times32$  matrix and  $8\%$  faster for the  $256\times256$  matrix, it gets slower as the matrices grow. Optimization 3 is 3% slower than optimization 2 for the  $1024\times1024$  matrix and 17% slower for the  $10^4 \times 10^4$  matrix.

Optimization 4 is almost always between 25% and 30% slower than optimization 3, except for the tall  $2.10^6 \times 2$  matrix, where it is 14% faster than optimization 3.

Optimization 5 is only slower than optimization 3 with the  $32\times32$  matrix, where it is 20% slower. With the tall  $2.10^6 \times 2$  matrix Optimization 5 is about as fast as optimization 3, and with the other matrices it is between 7% and 9% faster.

#### Power usage

In figure [4.3](#page-35-0) we show the average power usage of each implementation per dimension.

We can see that the VexCL version, running on the [GPU,](#page-6-1) always uses more power than the Vitis versions, running on the [FPGA.](#page-6-0) Generally the VexCL version uses about 50 W of power, which is between 50% and 75% more power than the unoptimized Vitis version uses. Only with the wide  $2\times2.10^6$  matrix it uses more power, at the start of the computation it uses about 50 W of power, but at the end of the computation it uses about 80 W of power. On average it uses 69 W of power for the wide matrix.

The power consumption of the [FPGA](#page-6-0) is very close for all Vitis versions, between 27 W and 32 W. Optimizations 2, 3, 4 and 5 all use about the same amount of power, 32 W. Optimization 1 generally uses a little less power, between 28 and 30 W of power, except for the largest two

<span id="page-34-0"></span>

Figure 4.2: The wall time of the different affine transformation implementations with different matrix configurations, averaged over ten runs.

<span id="page-35-0"></span>

Figure 4.3: The power usage of the different affine transformation implementations with different matrix configurations, averaged over ten runs.

<span id="page-36-2"></span>matrices and the wide matrix, where it also uses about 32 W of power. The unoptimized version always uses between 27 W and 28 W of power.

#### Approximate energy usage

In figure [4.4](#page-37-0) we show the approximate energy usage of each implementation per dimension. We can see that even though the VexCL implementation uses more power, it still generally has a lower energy usage, because it has a shorter execution time. Only for the wide  $2\times2.10^6$  matrix the VexCL version has a higher energy usage than the Vitis versions, because of the higher execution time. Because the power usage of the Vitis implementations was very close, the differences in energy usage between the implementation is about the same as for the execution time.

### <span id="page-36-0"></span>4.3.7 Discussion

Looking at the resource utilization of optimization 4, we could have predicted that this optimization would be slower than the other optimization due to the high [BRAM](#page-6-10) usage. A probable cause for this is that the Xilinx Vitis compiler can not handle the structs we used very efficiently. We can also see that the fixed-point numbers from optimization 2 indeed use less resources than the floating-point numbers from optimization 1, and that the fixed-point number with a smaller range in optimization 5 use less resources than the fixed-point numbers in optimization 3.

The results indicate that the common optimizations help with increasing the performance of the application.

The fixed-point arithmetic used in optimization 2 seems to indeed be faster than the floatingpoint arithmetic used in optimization 1. It also, however, seems to use more power than the floating-point arithmetic: the power usage of optimization 2 is higher than that of optimization 1. We can also see that fixed-point numbers with a smaller range seem to have higher performance than fixed-point numbers with a larger range, because our results indicate that optimization 5 is generally faster than optimization 3.

The wall-time results comparison between optimizations 2 and 3 indicate that the burst transfers from optimization 3 only improve the performance of the application when the matrix is small, and seem to hurt the performance when the matrix is large. The performance penalty of the burst transfers could be caused by the increased computation complexity, and because the results of the summation for the matrix multiplication must be written to the same variable.

The data width saturation technique likely degrades the performance of the application, as we see that optimization 4 is, in almost all, cases slower than optimization 3. This behaviour was to be expected, given the measured resource utilization.

In general, the Vitis implementations do not reach the performance of the VexCL implementation running on the GPU. Especially as the input size gets larger, the relative difference in execution time between the VexCL version and the Vitis version increases. This indicates that the VexCL version can better parallelize the application on the [GPU](#page-6-1) than the Vitis versions can on the [FPGA.](#page-6-0) Only the very wide matrix performs worse in the VexCL implementation, likely due to the fact that the VexCL version only parallelizes the outer loop, and runs the inner loop sequentially.

## <span id="page-36-1"></span>4.4 Summary

Our empirical analysis indicates that, even with the successful proposed optimizations, our Vitis implementation running on the [FPGA](#page-6-0) is neither faster, nor more energy efficient than the VexCL implementation running on the [GPU.](#page-6-1)

We can also conclude that using aligned memory allocation, inlining small functions, and using more memory interfaces generally improves the performance of the application.

<span id="page-37-0"></span>

Figure 4.4: The approximate energy usage of the different affine transformation implementations with different matrix configurations, derived from the wall time and power usage results.

If the disadvantages of fixed-point numbers are acceptable for the application, the performance of the application can be improved by replacing floating-point numbers with fixed-point numbers, and to get the most performance out of the fixed-point numbers, the range should be set as small as the application requirements allow.

The burst transfer optimization and the data saturation optimization both generally do not increase the performance of the applications and most of the time decrease the performance of the application, so these optimizations should not be applied in their current form.

# CHAPTER 5

# <span id="page-40-3"></span><span id="page-40-0"></span>The effectiveness of the porting process

In this chapter we apply the porting guide proposed in chapter [3](#page-14-0) to a more advanced application, thus testing its effectiveness; we further improve the porting guide, as necessary. The application we use is [sparse matrix-vector multiplication \(SpMV\). SpMV](#page-6-19) uses sparse matrix representations to more efficiently store large matrices with many zero values, by only storing the non-zero values. Sparse matrices are very common in scientific computation, in applications from graph processing, like PageRank [\[6\]](#page-58-13), to physics calculations [\[1\]](#page-58-14).

In this chaper, we specifically look at the calculation defined in equation [5.1](#page-40-4) and [5.2,](#page-40-5) where A is a sparse matrix of size  $m \times n$ , t is a vector of size  $m, u_1, u_2,$  and  $u_3$  are vectors of size  $n, \odot$  is the element-wise multiplication, and  $\oslash$  is the element-wise division.

<span id="page-40-5"></span><span id="page-40-4"></span>
$$
\vec{t} = A\varphi(\vec{u_1}, \vec{u_2}, \vec{u_3})\tag{5.1}
$$

$$
\varphi(\vec{u_1}, \vec{u_2}, \vec{u_3}) = (\vec{u_1} - \vec{u_2} + \log^2(\vec{u_3}) \odot \sin(\vec{u_1})) \odot (\vec{u_1} \odot \vec{u_2})
$$
(5.2)

## <span id="page-40-1"></span>5.1 Sparse matrix representation

There are several formats that can be used to represent a sparse matrix, all with their own advantages and disadvantages. VexCL only uses the [compressed sparse row \(CSR\)](#page-6-3) and [hybrid](#page-6-20) [ELL–CSR \(HELL\)](#page-6-20) formats, so we will focus on those two.

#### <span id="page-40-2"></span>5.1.1 CSR format

The [CSR](#page-6-3) format stores the sparse matrix using three arrays, a row array  $(R)$ , a column array  $(C)$ , and a data array  $(V)$ . V stores all the non-zero values of the array, and has a length of nnz.  $C$  has the same length as  $V$ , and specifies the column at which each value is located in matrix, i.e.  $C[i]$  stores the column of  $V[i]$ . The row array has a length of  $(m + 1)$ , where m is the amount of rows, and  $(R[i] - R[i-1])$  specifies the amount of elements in the *i*th row of the matrix. More specifically,  $R[i-1]$  specifies at which index the first element of row i starts in the arrays C and V, and  $R[i]$  specifies what the last index of row i is in C and V. The arrays V and C must be grouped by row to allow this representation, and to improve cache performance, the arrays should be sorted by row and column. Note that because of this, the first value of R will always be zero, and the last value  $nnz$ . In equation [5.3](#page-41-4) an example is shown of how the matrix A on the left is stored in the [CSR](#page-6-3) format on the right.

<span id="page-41-4"></span><span id="page-41-3"></span>
$$
A = \begin{pmatrix} 0 & 6 & 9 & 7 \\ 0 & 0 & 0 & 0 \\ 3 & 3 & 0 & 0 \end{pmatrix} \qquad \qquad \begin{aligned} V &= [6, 9, 7, 3, 3] \\ C &= [1, 2, 3, 0, 1] \\ R &= [0, 3, 3, 5] \end{aligned} \tag{5.3}
$$

### <span id="page-41-0"></span>5.1.2 ELL format

In the [ELLPACK \(ELL\),](#page-6-4) two matrices are used to store the sparse matrix: a a data matrix  $V$ , which stores the non-zero values, and a column matrix  $C$ , which stores the columns of the values in the sparse matrix. Each row of the two matrices represent a row in the sparse matrix, and the entry  $C_{i,j}$  specifies in which column the entry  $V_{i,j}$  is stored in the sparse matrix. The matrices V and  $C$  have the same size, the height is equal to the height of the sparse matrix, and the width is equal to highest amount of non-zero values in a row of the sparse matrix. When not all the rows in the sparse matrix contain the same amount amount of non-zero values, the smaller rows will be padded in the matrices  $V$  and  $C$ . The [ELL](#page-6-4) format requires more space than the [CSR](#page-6-3) format, but the values can more easily be retrieved. Equation [5.4](#page-41-5) shows an example of how the matrix A on the left is stored in the [ELL](#page-6-4) format on the right, with padded values represented as ∗.

<span id="page-41-5"></span>
$$
A = \begin{pmatrix} 0 & 6 & 9 & 7 \\ 0 & 0 & 0 & 0 \\ 3 & 3 & 0 & 0 \end{pmatrix} \qquad \qquad C = \begin{pmatrix} 1 & 2 & 3 \\ * & * & * \\ 0 & 1 & * \end{pmatrix} \quad V = \begin{pmatrix} 6 & 9 & 7 \\ * & * & * \\ 3 & 3 & * \end{pmatrix} \tag{5.4}
$$

#### <span id="page-41-1"></span>5.1.3 Hybrid ELL–CSR format

If a few rows are larger than the rest in the [ELL](#page-6-4) format, the wasted space from padded value increases significantly. To mitigate this, the [HELL](#page-6-20) format stores the bulk of the data using the [ELL](#page-6-4) format, but uses the [CSR](#page-6-3) format for the outliers. An example of this is shown in equation [5.5,](#page-41-6) where the matrix  $A$  on the left is stored using the [HELL](#page-6-20) format on the right, where the first two columns are stored using the [ELL](#page-6-4) format, while the last column is stored using the [CSR](#page-6-3) format.

<span id="page-41-6"></span>
$$
A = \begin{pmatrix} 0 & 6 & 9 & 7 \\ 0 & 0 & 0 & 0 \\ 3 & 3 & 0 & 0 \end{pmatrix}
$$
  

$$
C_{ell} = \begin{pmatrix} 1 & 2 \\ * & * \\ 0 & 1 \end{pmatrix}
$$
  

$$
V_{ell} = \begin{pmatrix} 6 & 9 \\ * & * \\ 3 & 3 \end{pmatrix}
$$
  

$$
V_{csr} = [7]
$$
  

$$
C_{csr} = [3]
$$
  

$$
R_{csr} = [0, 1, 1, 1]
$$
  
(5.5)

## <span id="page-41-2"></span>5.2 VexCL implementation

The VexCL implementation of [SpMVs](#page-6-19) application is quite straightforward, since VexCL has native support for sparse matrices and [SpMVs.](#page-6-19) The sparse matrices must be initialized in the [CSR](#page-6-3) format, and VexCL will then convert them to the [HELL](#page-6-20) format, which is the format that will be used on the [GPU.](#page-6-1) The [SpMVs](#page-6-19) can simply be calculated using the standard multiplication operator in C++. The  $\varphi$  function can also be easily implemented using the log and sin functions provided by VexCL. We do however use a new VexCL construct in the  $\varphi$  function, the tag function. The tag function makes sure that if a vector is used multiple times in the same kernel, VexCL will not use duplicate parameters to send the same vector to the kernel multiple times, instead all the duplicate uses of the vector will use the same tag parameter. A shortened version of the VexCL implementation can be seen in listing [15.](#page-42-0)

```
1 template <typename Vec>
2 Vec phi(U1, U2, U3) {
\alpha auto u1 = vex::tag<1>(U1);
4 auto u2 = \text{vex}: \text{tag} \text{2} > (U2);
5 auto u3 = vex: tag < 3 / (U3);
6
\tau return (u1 - u2 + vex::log(u3) * vex::log(u3) * vex::sin(u1)) / (u1 * u2);
8 }
9
_{10} int main() {
11 std::vector<double> A_row(m), A_col(nnz), A_data(nnz), u1(n), u2(n), u3(n);
12 std::vector<double> t(m);
13
14 // Initialize matrix + vectors
15 ...
16
17 // Transfer host-side doubles into device-side cl_double vectors
18 vex::SpMat<cl_double> A(ctx, m, n, A_row.data(), A_col.data(),
19 reinterpret_cast<cl_double*>(A_data.data()));
20 vex::vector<cl_double> U1(ctx, u1.size(),
21 reinterpret_cast<cl_double*>(u1.data()));
22 vex::vector<cl_double> U2(ctx, u2.size(),
23 reinterpret_cast<cl_double*>(u2.data()));
24 vex::vector<cl_double> U3(ctx, u3.size(),
25 reinterpret_cast<cl_double*>(u3.data()));
26 vex::vector<cl_double> T(ctx, t.size();
27
28 T = A * phi(U1, U2, U3);29
30 vex::copy(T.begin(), T.end(), reinterpret_cast<cl_double*>(t.data()));
31
32 // Verify results
33 ...
34 }
```
Listing 15: A VexCL implementation of the sparse matrix-vector multiplication calculation.

<span id="page-43-4"></span><span id="page-43-1"></span>

Parameter	Value
ell_w	height of the ELL matrices
ell_pitch	width of the ELL matrices
$e11$ <sub>co</sub> $1$	$C_{ell}$ matrix
$ell\_val$	$V_{ell}$ matrix
csr_row	$R_{csr}$ array
$csr_{c01}$	$C_{csr}$ array
$csr\_val$	$V_{csr}$ array

Table 5.1: Values of the parameters that correspond to the HELL sparse matrix representation in the third OpenCL kernel generated by VexCL.

#### <span id="page-43-0"></span>5.2.1 OpenCL kernel

When we run the VexCL applicatio to retrieve the OpenCL kernel, we can see that three kernels are generated.

The first kernel, seen in listing [16,](#page-43-2) simply copies the vector prm\_2 to vector prm\_1. This kernel is called three times, for each of the calls to the tag function from VexCL. VexCL does this to make a copy of the vector to be used by the tag, so that if the vector passed to the tag function is changed, the data from the tag vector stays the same. Since we do not modify the vectors  $\vec{u_1}$ ,  $\vec{u_2}$ , and  $\vec{u_3}$ , these temporary copies of the vectors are unnecessary.

```
1 kernel void vexcl_vector_kernel(ulong n, global double *prm_1,
2 global double *prm_2) {
3 for(ulong idx = get_global_id(0); idx < n; idx += get_global_size(0)) {
4 prm_1[idx] = prm_2[idx];
5 }
6 }
```
Listing 16: The first OpenCL kernel generated by VexCL, which copies a vector.

The second kernel that is generated is the kernel that executes the  $\varphi$  function, and can be seen in listing [17.](#page-43-3) We can see that, by using the tag function, only three input buffers are passed to the kernel, i.e., the three buffers created by the first kernel. The main body of the code simply calculates the expression as specified in the  $\varphi$  function, using the builtin log and sin functions from OpenCL.

```
1 kernel void vexcl_vector_kernel(ulong n, global double *prm_1,
2 global double *prm_tag_1_1, global double *prm_tag_2_1,
3 global double *prm_tag_3_1) {
4 for(ulong idx = get_global_id(0); idx < n; idx += get_global_size(0)) {
5 prm_1[idx] = (prm_tag_1_1[idx] - prm_tag_2_1[idx] + log(prm_tag_3_1[idx]) \
6 * log(prm_tag_3_1[idx]) * sin(prm_tag_1_1[idx])) / \
7 (prm_tag_1_1[idx] * prm_tag_2_1[idx]);
8 }
9 }
```
Listing 17: The second OpenCL kernel generated by VexCL, which executes the  $\varphi$  function.

The last kernel generated by VexCL executes the actual [SpMV,](#page-6-19) as can be seen in listing [18.](#page-44-3) We can see that several parameters are generated for the [ELL](#page-6-4) and [CSR](#page-6-3) part of the [HELL](#page-6-20) sparse

<span id="page-44-2"></span>matrix representation. In table [5.1](#page-43-4) we show what value each of these parameters represent. A input vector is passed to the kernel for the vector of the multiplication, and an output vector is passed to store the result. Lastly there is a scale variable that can be used if the resulting vector of the [SpMV](#page-6-19) is multiplied by a scalar. The outer loop of the kernel loops over the rows of the matrix, and is parallelized. The first inner loop in the kernel loops over the current row in the [ELL](#page-6-4) matrices, and first retrieves the corresponding column from the  $C_{ell}$  matrix, and then calculates the matrix vector multiplication on that element of the matrix. Note that the padding of the [ELL](#page-6-4) matrix is represented by setting the entry in the  $C_{ell}$  to the maximum value of an unsigned integer. Then a second for loop iterates over the  $R_{csr}$  matrix to calculate the matrix vector multiplication of the [CSR](#page-6-3) part. Here, again, the corresponding column is retrieved first from the  $C_{\text{csr}}$  matrix, and then the matrix vector multiplication on that element of the matrix is computed. The sum of all those multiplication is then stored in the output vector to complete the [SpMV](#page-6-19) calculation of that row.

```
1 kernel void hybrid_ell_spmv(ulong n, double scale, ulong ell_w,
2 ulong ell_pitch, global const ulong *ell_col,
3 global const double *ell_val, global const ulong *csr_row,
4 global const ulong *csr_col, global const double *csr_val,
5 global const double *in, global double *out) {
6 for(ulong i = get_global_id(0); i < n; i += get_global_size(0)) {
        double sum = 0;
\text{for}(\text{size}_t \text{ } j = 0; \text{ } j \leq \text{ell}_w; \text{ } \text{ } +\text{ } j) \text{ } \{9 ulong c = 0l_col[i + j * ell_pitch];
10 if (c != (ulong)(-1)) {
11 sum += ell_val[i + j * ell_pitch] * in[c];
12 }
13 }
_{14} if (csr_row) {
15 for(size_t j = csr_row[i], e = csr_row[i + 1]; j < e; ++j) {
16 sum += \text{csr\_val}[j] * \text{in}[\text{csr\_col}[j]];17 }
18 }
_{19} out [i] = scale * sum;
20 }
21 }
```
Listing 18: Third OpenCL kernel generated by VexCL, which executes the SpMV calculation.

## <span id="page-44-0"></span>5.3 Xilinx Vitis implementation

#### <span id="page-44-1"></span>5.3.1 Porting process

When we look at the VexCL and OpenCL code, we see that there are some new constructs, which we have not seen before in the porting process. This means that we have to adapt our porting guide, as described in chapter [3.](#page-14-0)

First of all, there are now three kernels instead of one. We can ignore the first kernel, since it only makes an unnecessary copy of the  $\vec{u_i}$  vectors, which we do not need as we use the  $\vec{u_i}$ vectors as read-only vectors, so we do not modify them. Even if we modified the  $\vec{u_i}$  vectors, we could simply copy them for the tag on the host-side. The other two kernels are however both necessary. We could combine the two kernels into one kernel, but that can have a big influence on the performance if the kernels are large, or if there are many kernels. Instead we will adapt the porting guide to support multiple kernels. On the kernel side of the porting <span id="page-45-2"></span>process nothing changes, we simply create the kernels separately of each other, we will call the first kernel phi, and the second kernel spmat. We first compile both kernels seperately into [XO](#page-6-16) files, and then link the [XO](#page-6-16) files to the same binary using the Vitis compiler. The configuration file that we used to specify the connectivity of the kernel for the compiler can combine the configurations of both kernels in the same file. The compiler will then generate a design for the [FPGA](#page-6-0) that contains both the kernels, meaning that both the kernels will be present on the [FPGA](#page-6-0) when we load the binary, and no kernel swapping will be needed. On the host-side we only need to duplicate one line to load an extra kernel, the line cl::Kernel  $krl$  name(program, kernel function name, kerr). The only thing we need to change to this duplicated line is the krnl name and kernel function name. We can then set the kernel arguments for both kernels, and enqueue the kernels separately. The last thing that changes is that we can now not only have input and output buffers, but also buffers that are only used to communicate between kernels. To specify such a buffer, we can need to replace the memory flags from CL\_MEM\_READ/WRITE\_ONLY | CL\_MEM\_USE\_HOST\_PTR to CL\_MEM\_HOST\_NO\_ACCESS, and set the host pointer argument of the function to NULL.

Another construct we have not encountered before is the vex: : SpMat class. In section [5.2](#page-41-2) we saw that the class changed a sparse matrix in [CSR](#page-6-3) format to a sparse matrix in [HELL](#page-6-20) format. We will need to do the same to be able to call the kernel. To accomplish this we have created our own SpMat class, based on the vex::SpMat, and changed the code so that it no longer depends on the VexCL code base. We did this by (1) replacing the VexCL vectors with standard vectors, which we will later use in the OpenCL buffers, (2) removing the support to split the sparse matrix over multiple kernels, (3) removing the OpenCL code generation, and (4) making the internal [HELL](#page-6-20) format public, so that we can retrieve the data for the kernel arguments later on. We can then simply call this class with the same parameters as the VexCL class, except for the VexCL context parameter which must be left out, and than create buffers for the  $C_{ell}$  and  $V_{ell}$ matrices, and for the  $R_{csr}$ ,  $C_{csr}$ , and  $V_{csr}$  vectors.

For the first kernel, we have two functions we have not encountered yet, log and sin. Since C only provide those functions in the math library, we need to add #include  $\langle \text{match.h}\rangle$  add the top of the kernel. When calling this kernel, we can simply use the  $\vec{u_i}$  for the tag parameters. Note that the parameter format is  $\text{prim\_tag}_n n_1$ , where *n* is the value we gave to the tag in VexCL.

For the last kernel that calculates the [SpMV,](#page-6-19) we also identify some new parameters. Fortunately, they are all provided by the spmat class, except for the scale parameter, as mentioned in section [5.2.1,](#page-43-0) which must be set to one in this case, since we do not multiply the [SpMV](#page-6-19) result with a scalar.

## <span id="page-45-0"></span>5.3.2 Compiled application

In figure [5.1](#page-46-2) we show the system diagram of the compiled kernels on a Xilinx U250 [FPGA.](#page-6-0) Note that in this version of the kernels we also implemented the memory interface optimization from chapter [4,](#page-26-0) and spread the parameters over the memory interfaces. We can see that the phi kernel uses more resources than the spmat kernel, this is expected, as the phi function consists of many calculations.

#### <span id="page-45-1"></span>5.3.3 Verifying correctness

To test the correctness of the application, we have again implemented a sequential version of the algorithm that runs on the [CPU,](#page-6-17) and verified the output of the application using random data of different sizes and densities. From this verification process, we conclude that the port was successful.

<span id="page-46-2"></span>

Figure 5.1: System diagram of ported sparse matrix-vector multiplication application from VexCL to Xilinx Vitis on a Xilinx U250 FPGA.

# <span id="page-46-0"></span>5.4 Performance study

To test how effective the optimizations of chapter [4](#page-26-0) are, we also apply them to the [SpMV](#page-6-19) application.

### <span id="page-46-1"></span>5.4.1 Implementations

In optimization 1, we applied the common optimizations of aligning the host memory and using more memory interfaces. We did have to use the same interfaces multiple times, since there are almost three times more data buffers than memory interfaces. We chose the interface mapping such that parameters that can be read at the same time use different interfaces.

In optimization 2, we replaced the floating-point numbers of optimization 1 with fixed-point numbers. This did create a problem with the log and sin functions, since the functions are not defined for fixed-point numbers in the standard math header. To fix this we used the hls\_math header, provided by Xilinx, which define the functions  $hls::log$  and  $hls::sin$  for fixed-point integers. They do however not work with custom quantization and overflow setting, so we had to redefine our fixed-point integers to use the default quantization method of truncating to minus infinity, and the default overflow setting of wrapping around.

In optimization 3, we added burst buffers to the phi kernel of optimization 2. Note that we do not use burst buffers in the spmat kernel, since the kernel does not access the memory in a sequential order.

We do not apply the data width saturation optimization, since the results from chapter [4](#page-26-0) indicate that the Vitis compiler does not handle structs well.

Unfortunately we were not able to compile optimizations 2 and 3 for the hardware, since there were timing issues with the phi kernel during the compilation. This means that the kernel is too complicated to be run at the target frequency. This could be solved by lowering the target frequency, but the compilation report indicates that we would have to at least half the target

<span id="page-47-4"></span><span id="page-47-2"></span>

No.	$m \times n$	density	total matrix elements
	$512\times512$	0.01	2621
$\overline{2}$	$5000\times5000$	0.01	$2.5 \cdot 10^5$
3	$10^5 \times 10^5$	0.01	$10^8$
4	$12500\times12500$	0.64	$10^{8}$
5	$10^6 \times 10^6$	$10^{-4}$	$10^8$

Table 5.2: Sparse matrix configurations used for the experiment.

frequency from 300 MHz to 150 MHz, which would have a large impact on the performance. So we choose to drop these two optimizations, as we suspect the performance impact would be too large to give useful results. We suspect the timing issues are caused by current inefficient implementations of the log and sin functions in the hls\_math library for fixed-point integers.

#### <span id="page-47-0"></span>5.4.2 Method

We compare three implementations of the [SpMV](#page-6-19) application, the VexCL implementation, the unoptimized Vitis implementation, and optimization 1. The VexCL implementation uses the [GPU](#page-6-1) as accelerator, and the Vitis implementations uses an [FPGA.](#page-6-0) The hardware and profiling tools used for this experiment are the same as in chapter [4.](#page-26-0)

We generate random input data for the experiment using a Python script. To generate random sparse matrices with a given density, the sparse random function is used from the SciPy library<sup>[1](#page-47-3)</sup>. We use five different sparse matrix configurations, as specified in table [5.2.](#page-47-4) We choose the first three configurations to see how the matrix size influences the performance, and the last two configurations to see how the density of the sparse matrix influences the performance. All matrix configurations are run 10 times, all with new random input data.

#### <span id="page-47-1"></span>5.4.3 Results

Wall time

In figure [5.2](#page-48-0) we show the wall time of the implementations. We can see that, in line with the results from the affine transformation application in chapter [4,](#page-26-0) the VexCL implementation on the [GPU](#page-6-1) is always faster than the Vitis implementations. The difference between the VexCL implementation and the unoptimized Vitis implementation is smaller however for the [SpMV](#page-6-19) application than for the affine transformation application. The VexCL implementation is generally only up to 50% faster than the Vitis implementation for the [SpMV](#page-6-19) application, in comparison to generally about 80% faster for the affine transformation application. The optimized version of the Vitis implementation is always faster than the unoptimized version, generally between 5% and 15%.

We can see that the matrix with a density of 0.64 takes the longest time of the matrices of our density experiment, while the matrix with the density of 0.01 is generally slightly faster than the matrix with a density of  $10^{-4}$ .

#### Kernel time

In figure [5.3](#page-48-1) we show the kernel time of the phi kernel on the [FPGA](#page-6-0) for the different implementations, and in figure [5.4](#page-49-1) we show the kernel time of the spmat kernel. We can see that the optimized version of the phi kernel is much faster than the unoptimized version, especially as the vector size rises, reaching a speedup of up to 95% in comparison to the unoptimized version. This is less the case for the spmat kernel, where the optimized version is up to 15% slower for the smaller matrices, and is only about 25% faster for the larger matrices.

<span id="page-47-3"></span><sup>1</sup> scipy.sparse.random – [https://docs.scipy.org/doc/scipy/reference/generated/scipy.sparse.random.](https://docs.scipy.org/doc/scipy/reference/generated/scipy.sparse.random.html) [html](https://docs.scipy.org/doc/scipy/reference/generated/scipy.sparse.random.html)

<span id="page-48-0"></span>

Figure 5.2: The wall time of the different SpMV implementations with different matrix configurations, averaged over ten runs.

<span id="page-48-1"></span>

Figure 5.3: The kernel time of the phi kernel in different SpMV implementations with different matrix configurations, averaged over ten runs.

<span id="page-49-1"></span><span id="page-49-0"></span>

Figure 5.4: The wall time of the spmat kernel in different SpMV implementations with different matrix configurations, averaged over ten runs.

#### Power usage

In figure [5.5](#page-50-0) we show the power usage of the different implementations. We can see that the [GPU](#page-6-1) uses around 50 W of power with the VexCL implementation, while the [FPGA](#page-6-0) uses between 27 W and 37 W of power with the Vitis implementations. We can see that the unoptimized Vitis implementation uses less power on average as the matrix size grows, while the optimized Vitis implementation uses more power as the matrix size grows.

#### Energy usage

In figure [5.6](#page-50-1) we show the approximate energy usage of the implementations, calculated using the wall time and power usage. We can see that for the smallest matrix the VexCL and optimized Vitis version use the least energy, using about 31% less energy than the unoptimized Vitis version. For the 5000×5000 matrix, the VexCL implementation uses the least amount of energy, using 34% less energy than the optimized Vitis version, and 39% less energy than the unoptimized Vitis version. For the larger matrices the unoptimized Vitis implementation uses the least amount of energy, using up to 16% less energy than the VexCL implementation, and up to 22% less energy than the optimized Vitis implementation. The only exemption to this is the largest matrix, where the VexCL implementation uses the same amount of energy as the unoptimized Vitis implementation.

In this application the difference between the energy usage of the Vitis implementations and the VexCL implementation is more favorable for the Vitis implementations than when we looked at the affine transformation application in chapter [4,](#page-26-0) where the VexCL implementation generally used between 47% and 73% less energy than the Vitis implementation.

<span id="page-50-0"></span>

Figure 5.5: The power usage of the different SpMV implementations with different matrix configurations, averaged over ten runs.

<span id="page-50-1"></span>

Figure 5.6: The approximate energy usage of the different SpMV implementations with different matrix configurations, derived from the wall time and power usage results.

# <span id="page-51-1"></span><span id="page-51-0"></span>5.5 Summary

By extending the porting guide to allow more VexCL constructs, we have successfully ported a [SpMV](#page-6-19) application from VexCL to Xilinx Vitis. The porting guide now supports running multiple kernels, which can be useful for many applications. We have also ported the VexCL sparse matrix library to be able to use sparse matrices in Xilinx Vitis. The new porting guidelines are shown in table [5.3](#page-51-2) for the kernel code, and table [5.4](#page-52-0) for the host code.

Our performance results indicate that this kind of applications is better suited for [FPGAs](#page-6-0) than the affine transformation kernel used in chapter [4.](#page-26-0) We can see that the energy usage of the Vitis implementations is closer to the energy usage of the VexCL implementation for the [SpMV](#page-6-19) application than for the affine transformation application. The energy usage of the Vitis implementations is sometimes even lower than the energy usage of the VexCL implementation.

The memory alignment optimization, and using more memory interfaces, make the Vitis implementation faster, like in chapter [4.](#page-26-0) However, for larger matrices, this also increase the power usage in this application. The fixed-point integer optimization could not be implemented in the phi kernel, due to the complexity of the kernel.

<span id="page-51-2"></span>

VexCL	Xilinx Vitis		
	$\#include$ < stddef.h>		
Entire kernel	extern " $C$ " {		
	// Entire kernel		
kernel void vexcl vector kernel $(\dots)$ $\{\dots\}$	void kernel function $name() \{ \}$		
ulong	size t		
$idx = get$ global $id(0)$	$idx = 0$		
$idx += get global size(0)$	$++idx$		
	$\#include$ $\langle \text{math.h}\rangle$		
$\log/\sin/\cos$	$\cdot$		
	$\log/\sin/\cos$		
global $type * \, \npm \, \, \cdot \, \cdot$	const type *prm // if prm is input buffer		
	type *prm // if prm is output buffer		
	$\cdots$		
	$\#$ pragma HLS INTERFACE m axi port=prm bun-		
	$d$ le=aximm <memory interface="" no.=""></memory>		

Table 5.3: Kernel code changes from VexCL to Xilinx Vitis.

<span id="page-52-0"></span>

$\overline{\text{VexCL}}$	<b>Xilinx Vitis</b>
	$device = get$ xilinx $devices()$ . front();
	.
	cl::CommandQueue q(context, device,
	CL QUEUE PROFILING ENABLE, &err);
ctx(vex::Filter::DoublePrecision);	cl::Kernel krnl_name_1(program, kernel_1_function_name,
	$&err$ :
	cl::Kernel krnl name 2(program, kernel 2 function name,
	&err);
	$\ldots$
	cl::Kernel krnl name n(program, kernel n function name,
	&err);
vex::vector $\langle cl_{\_}type \rangle$ $A(\text{ctx}, a.size(),$	cl::Buffer A(context, CL_MEM_READ_ONLY
$a.data()$ ;	CL MEM USE_HOST_PTR, sizeof(type) * a.size(), a.data(),
	$\&err);$
vex::vector $\langle cl \text{ type} \rangle$ $T(\text{ctx}, t.size())$ ;	cl::Buffer $T$ (context, CL_MEM_WRITE_ONLY
	CL MEM_USE_HOST_PTR, sizeof(type) * t.size(), t.data(),
	&err);
$vex::copy(T.begin(), T.end(), t.data());$	
// Temporary value used between ker-	cl::Buffer tmp(context, CL_MEM_HOST_NO_ACCESS,
nels	sizeof(type) * a.size(), a.data(), &err);
vex::spMat <cl_type><math>A</math>(ctx, m, n,</cl_type>	$\#$ include "spmat.hpp"
$A_{\text{v}}row.data(), A_{\text{v}}col.data(),$	
$A \quad data.data());$	$sphat < type > A(m, n, A row.data(), A col.data(),$
	$A \quad data.data());$
	auto $A$ ell = A.ell mat();
	// Create input buffers for: $A$ ell->mat.ell.col,
	A ell->mat.ell.val, A ell->mat.csr.row, A ell->mat.csr.col,
	$A$ ell->mat.csr.val
$T = X + Y;$	$krl$ name.set Arg $(0, output vector size);$
	$krl$ name.setArg $(1, T)$ ;
	$krl$ name.setArg $(2, X);$
$x = \text{vex::tag} \leq n \geq (X)$	$krl$ name.setArg $(3, Y);$ $krnl\_name.setArg(0, output\_vector\_size);$
$T = x + x;$	$krl$ name.setArg $(1, T)$ ;
	$kml$ name.setArg $(2, X);$
$reshape(X, \text{extends}[m][n], \text{extends}[1])$	$krl_$ name.set Arg $(0, output\_vector\_size);$
	$krl$ name.setArg $(1, X);$
	$kml\_name.setArg(2, 1); //$ skip indices
	$krl$ name.setArg $(3, 0)$ ; // offset
	$kml\_name.setArg(4, 1); // repetitions$
	$kml\_name.setArg(5, n); // modulo$
$reduce <\!\!\overline{OP}\!\!>\!\!\overline{(extents[m][n], X, 1)}$	$krl$ name.set $Arg(0, output vector size);$
	$krl$ name.setArg $(1, X);$
	krnl name.set $Arg(2, 0)$ ; // offset
	$kml\_name.setArg(3, m); // first dimension matrix$
	$kml\_name.setArg(4, n); // second dimension matrix$
	$krl\_name.setArg(5, n); //$ amount of values to reduce each time
	$krl$ name.setArg $(6, 1)$ ; // distance between values
// spmat A, scalar $\alpha$ , and vector X	$krnl\_name.setArg(0, output\_vector\_size);$
$T = \alpha * A * X$	krnl name.setArg $(1, \alpha)$ ;
	$krl\_name.setArg(2, A_{ell}\text{-}small\text{-}width);$
	$krl$ name.setArg(3, A ell->mat.ell.pitch);
	$krl\_name.setArg(4, A$ <sub><math>ell\_col</math></sub> );
	$krl\_name.setArg(5, A$ <sub><math>ell</math></sub> $ell\_val);$
	$krl\_name.setArg(6, A\_csr\_row);$
	$krl$ name.setArg $(7, A \text{ csr } col);$
	$kml\_name.setArg(8, A\_csr\_val);$
	$krl$ name.setArg $(9, X);$
	$krnl$ name.setArg(10, T);
Finished computations	q.enqueueMigrateMemObjects $(nput$ buffers krnl $1, 0);$
	q.enqueueTask $(krnl_1_name);$
	.
	q.enqueueMigrateMemObjects $(nput\_buffers\_krnl\_n, 0);$
	q.enqueueTask $(krnl \ n \ name);$
	q.enqueueMigrateMemObjects(output_buffers,
	CL_MIGRATE_MEM_OBJECT_HOST);
	$q$ .finish $()$ ;

Table 5.4: Host code changes from VexCL to Xilinx Vitis.

# CHAPTER 6

# Conclusion

<span id="page-54-2"></span><span id="page-54-0"></span>[FPGAs](#page-6-0) are among the newest accelerators used by the [HPC](#page-6-5) community. Because of the effort put into [HLS](#page-6-7) tools, it is currently possible to program [FPGAs](#page-6-0) using programming languages like OpenCL and C++. However, to be completely adopted by the [HPC](#page-6-5) community, tools and libraries that are currently in use in the [HPC](#page-6-5) space must start targeting [FPGAs.](#page-6-0) In this thesis, we focus on this aspect of making [FPGAs](#page-6-0) available to the [HPC](#page-6-5) community, and propose a solution to retarget VexCL code to [FPGAs.](#page-6-0) To this end, we use a Xilinx U250 [FPGA,](#page-6-0) and propose a step-by-step porting process to convert a VexCL application into a Xilinx Vitis application, which we demonstrate on two case-studies, an affine transformation application, and a [SpMV](#page-6-19) application. This chapter summarizes our findings and contributions, and highlights future work directions.

# <span id="page-54-1"></span>6.1 Main findings

The goal of this research was to propose a systematic method to enable VexCL applications to run on [FPGA-](#page-6-0)accelerated systems. To support this process, we formulated four subquestions. In the following paragraphs, we list our answers for these questions, and the main findings we collected in the process.

#### [SQ1] What language supported by VexCL is a convenient intermediate representation for compiling VexCL to Xilinx Vitis code for [FPGAs?](#page-6-0)

We first investigated the possible target languages of VexCL, which are discussed in chapter [2.](#page-10-0) We concluded that VexCL can target several programming languages, including OpenMP, OpenCL and CUDA, and that it was also possible to create a custom back-end to target a new programming language. We decided that OpenCL would be the most convenient intermediate representation for our porting process, since it was the most similar to the C kernels used by Xilinx Vitis, and was already supported by VexCL.

#### [SQ2] How can we design a step-by-step guide to convert VexCL code to Xilinx Vitis code that targets [FPGAs?](#page-6-0)

We developed a porting guide — presented in chapter  $3$  — by looking at the steps we had to take to convert a particular VexCL application to Xilinx Vitis. In the guide, we first retrieve the OpenCL kernel that VexCL uses, and port it to a Vitis kernel; next, the original VexCL code is ported to Vitis host code. While the kernel was rather straightforward to port from the OpenCL kernel, translating the host code from the VexCL application required more investigation.

#### [SQ3] What optimizations can we apply to applications ported from VexCL to Xilinx Vitis code that improve the performance of the code?

In chapter [4](#page-26-0) we presented several possible optimizations: using aligned memory, fixed-point integers, burst transfers, and saturating the data-width. When applied to our ported affine

<span id="page-55-2"></span>transformation application, these optimization lead to mixed results. For example, using aligned memory, and using fixed-point integers improved the performance of the application on the [FPGA.](#page-6-0) In chapter [5](#page-40-0) we applied and tested the aligned memory optimization to a [SpMV](#page-6-19) application, and saw that the performance improved for this application too.

#### [SQ4] How effective is the compilation guide?

In chapter [5,](#page-40-0) we applied our porting method to a [SpMV](#page-6-19) application (written in VexCL). This application uses two kernels. With a few additions to the porting guide, we were successful in porting this application as well. This second case-study indicates our porting guide is also effective in porting applications with multiple kernels.

Based on all these findings, we can formulate an answer to our main research question:

## How can VexCL code be effectively compiled into code for [FPGAs?](#page-6-0)

By following the step-by-step porting guide presented in this thesis, we are able to port VexCL code to Xilinx Vitis code that is able to run on Xilinx [FPGAs.](#page-6-0) We can also apply several optimizations to this ported application to improve the performance. We have tested this porting guide on two applications — an affine transformation application, and a [SpMV](#page-6-19) application and both applications were successfully ported. To be able to say that the compilation guide is 100% effective, more testing is required, but the results are promising.

# <span id="page-55-0"></span>6.2 Contributions

This thesis makes the following contributions:

- We have proposed a step-by-step porting guide, which explains how to port applications written in VexCL to Xilinx Vitis code that can run on a Xilinx [FPGA.](#page-6-0)
- We have verified the correctness of the step-by-step porting guide using two case-studies, the first one being an affine transformation application, and the second one being a [SpMV](#page-6-19) application.
- We have proposed five optimizations that can be applied to ported applications, and applied them to the applications used in both case-studies. The optimizations are:
	- 1. Aligning the host memory
	- 2. Using multiple memory interfaces
	- 3. Replacing floating-point numbers with fixed-point numbers
	- 4. Using burst-transfers
	- 5. Saturating the data width of the memory interfaces

On the affine transformation application we were able to correctly implement all five optimizations, but in the [SpMV](#page-6-19) application we could only apply the first two optimizations.

• In an empirical study on the applications from both the case-studies, we have evaluated the execution time, and energy usage of the Vitis implementations, and the VexCL implementation.

The VexCL implementation was generally faster, and — for the affine transformation ap $plication$  — also more energy efficient, but with the [SpMV](#page-6-19) application, the Vitis implementation was generally more energy efficient.

## <span id="page-55-1"></span>6.3 Limitations

Despite the promising results we have seen in our analysis of two different case-studies, there are two limitations to be considered. First, the porting guide currently only supports a subset of all the VexCL functions. For it to be applicable to any VexCL code, it would have to be extended to support all the functions. Second, we have only tested a limited amount of applications. It is <span id="page-56-1"></span>therefore possible that the porting guide does not work in every situation. Especially the values and order of the kernel arguments that must be passed from the host to the kernel are hard to determine using the current guide. To make it easier to automate the process and determine the right value of the kernel argument, a custom back-end for VexCL should be created, since then all the information is available.

# <span id="page-56-0"></span>6.4 Future Work

In this section we propose several future research subjects, building on the research work in this thesis.

- While we have succeeded in porting VexCL applications to [FPGAs](#page-6-0) in this thesis, the process itself still requires a lot of manual work. To improve the usability of this porting process, it would be useful to create a custom VexCL back-end, based on the porting guide, to be able to automate the process described in this thesis, and make the process more effective.
- On top of the optimizations proposed in this thesis, there are also [FPGA-](#page-6-0)specific optimizations proposed by Zohouri et al. and Paulino, Ferreira, and Cardoso that can be applied to OpenCL kernels [\[23,](#page-59-0) [12\]](#page-58-2). It should be possible to adapt those optimizations to be able to apply them to Vitis kernels, and include the optimization in the porting process. Using those optimizations, it might be possible to achieve a lower execution time of the ported application, resulting in less energy usage.
- An interesting case study would be to port more applications using the porting guide, and see if it is possible to extend the known subset of applications that already have a energy usage when using a [FPGA,](#page-6-0) in comparison to using a [GPU.](#page-6-1) It could also be interesting to test the applications on more [FPGAs](#page-6-0) and [GPUs,](#page-6-1) and see how they compare.
- Gozillon et al. are currently working on allowing SYCL to run on Xilinx [FPGAs.](#page-6-0) SYCL is a C++ library that, like VexCL, provides support for heterogeneous computing, without using different code for the host and the kernel. It would be interesting to compare the development process of writing SYCL and VexCL applications that target [FPGAs.](#page-6-0)

# Bibliography

- <span id="page-58-14"></span><span id="page-58-0"></span>[1] Wenwu Chen and Bill Poirier. "Parallel implementation of an efficient preconditioned linear solver for grid-based applications in chemical physics. III: Improved parallel scalability for sparse matrix–vector products". In: Journal of Parallel and Distributed Computing 70.7 (2010), pp. 779–782. issn: 0743-7315. doi: [https://doi.org/10.1016/j.jpdc.2010.03.](https://doi.org/https://doi.org/10.1016/j.jpdc.2010.03.008) [008](https://doi.org/https://doi.org/10.1016/j.jpdc.2010.03.008).
- <span id="page-58-5"></span>[2] P. Coussy et al. "An Introduction to High-Level Synthesis". In: IEEE Design Test of Com-puters 26.4 (2009), pp. 8–17. DOI: [10.1109/MDT.2009.69](https://doi.org/10.1109/MDT.2009.69).
- <span id="page-58-3"></span>[3] Denis Demidov et al. *ddemidov/vexcl: 1.4.2.* Version 1.4.2. Apr. 2021. DOI: 10 . 5281/ [zenodo.4722446](https://doi.org/10.5281/zenodo.4722446). URL: <https://github.com/ddemidov/vexcl/tree/1.4.2>.
- <span id="page-58-12"></span>[4] Ambrose Finnerty and Hervé Ratigner. Reduce Power and Cost by Converting from Floating Point to Fixed Point. Mar. 2017. URL: [https://www.xilinx.com/support/documentati](https://www.xilinx.com/support/documentation/white_papers/wp491-floating-to-fixed-point.pdf)on/ [white\\_papers/wp491-floating-to-fixed-point.pdf](https://www.xilinx.com/support/documentation/white_papers/wp491-floating-to-fixed-point.pdf).
- <span id="page-58-10"></span>[5] Andrew Gozillon et al. "triSYCL for Xilinx FPGA". In: Proceedings of the 2020 International Conference on High Performance Computing  $\mathcal C$  Simulation (HPCS). United States: IEEE, Dec. 2020. url: [https : / / research - portal . uws . ac . uk / en / publications /](https://research-portal.uws.ac.uk/en/publications/trisycl-for-xilinx-fpga) [trisycl-for-xilinx-fpga](https://research-portal.uws.ac.uk/en/publications/trisycl-for-xilinx-fpga).
- <span id="page-58-13"></span>[6] Taher H. Haveliwala. Efficient Computation of PageRank. Technical Report 1999-31. Stanford InfoLab, 1999. url: <http://ilpubs.stanford.edu/386/>.
- <span id="page-58-8"></span>[7] Intel Corporation. Intel® oneAPI HPC Toolkit. url: [https://software.intel.com/](https://software.intel.com/content/www/us/en/develop/tools/oneapi/hpc-toolkit.html) [content/www/us/en/develop/tools/oneapi/hpc-toolkit.html](https://software.intel.com/content/www/us/en/develop/tools/oneapi/hpc-toolkit.html).
- <span id="page-58-11"></span>[8] Sandra Loosemore et al. The GNU C Library Reference Manual. Aug. 2020. URL: [https:](https://www.gnu.org/software/libc/manual/pdf/libc.pdf) [//www.gnu.org/software/libc/manual/pdf/libc.pdf](https://www.gnu.org/software/libc/manual/pdf/libc.pdf).
- <span id="page-58-6"></span>[9] G. Martin and G. Smith. "High-Level Synthesis: Past, Present, and Future". In: IEEE Design Test of Computers 26.4 (2009), pp. 18-25. DOI: [10.1109/MDT.2009.83](https://doi.org/10.1109/MDT.2009.83).
- <span id="page-58-9"></span>[10] Bruce Merry. "A Performance Comparison of Sort and Scan Libraries for GPUs". In: Par-allel Processing Letters 25.04 (2015), p. 1550007. DOI: [10.1142/S0129626415500073](https://doi.org/10.1142/S0129626415500073).
- <span id="page-58-1"></span>[11] Fahad Bin Muslim et al. "Energy-efficient FPGA Implementation of the k-Nearest Neighbors Algorithm Using OpenCL". In: 8th Workshop on Scalable Computing. Vol. 9. 2016, pp. 141-145. doi: [10.15439/2016F327](https://doi.org/10.15439/2016F327).
- <span id="page-58-2"></span>[12] N. Paulino, J. C. Ferreira, and J. M. P. Cardoso. "Optimizing OpenCL Code for Performance on FPGA: k-Means Case Study With Integer Data Sets". In: IEEE Access 8 (2020), pp. 152286-152304. DOI: [10.1109/ACCESS.2020.3017552](https://doi.org/10.1109/ACCESS.2020.3017552).
- <span id="page-58-7"></span>[13] K. Shagrithaya, K. Kępa, and P. Athanas. "Enabling development of OpenCL applications on FPGA platforms". In: 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors. 2013, pp. 26-30. DOI: [10.1109/ASAP.2013.](https://doi.org/10.1109/ASAP.2013.6567546) [6567546](https://doi.org/10.1109/ASAP.2013.6567546).
- <span id="page-58-4"></span>[14] Donald Thomas and Philip Moorby. The Verilog® hardware description language. Springer Science & Business Media, 2002. ISBN: 1-4020-7089-6. DOI: [10.1007/b116662](https://doi.org/10.1007/b116662).
- <span id="page-59-5"></span>[15] Xilinx, Inc. Alveo U200 and U250 Data Center Accelerator Cards Data Sheet. May 2020. url: [https://www.xilinx.com/support/documentation/data\\_sheets/ds962-u200](https://www.xilinx.com/support/documentation/data_sheets/ds962-u200-u250.pdf) [u250.pdf](https://www.xilinx.com/support/documentation/data_sheets/ds962-u200-u250.pdf).
- <span id="page-59-7"></span>[16] Xilinx, Inc. AXI Reference Guide. July 2017. url: [https://www.xilinx.com/support/](https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf) [documentation / ip \\_ documentation / axi \\_ ref \\_ guide / latest / ug1037 - vivado - axi](https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf)  [reference-guide.pdf](https://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug1037-vivado-axi-reference-guide.pdf).
- <span id="page-59-3"></span>[17] Xilinx, Inc. UltraScale Architecture Configurable Logic Block User Guide. Feb. 2017. url: [https://www.xilinx.com/support/documentation/user\\_guides/ug574-ultrascale](https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf)[clb.pdf](https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf).
- <span id="page-59-4"></span>[18] Xilinx, Inc. UltraScale Architecture DSP Slice User Guide. July 2020. url: [https://www.](https://www.xilinx.com/support/documentation/user_guides/ug579-ultrascale-dsp.pdf) [xilinx.com/support/documentation/user\\_guides/ug579-ultrascale-dsp.pdf](https://www.xilinx.com/support/documentation/user_guides/ug579-ultrascale-dsp.pdf).
- <span id="page-59-8"></span>[19] Xilinx, Inc. Vitis High-Level Synthesis User Guide. Mar. 2021. url: [https://www.xilinx.](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1399-vitis-hls.pdf) [com/support/documentation/sw\\_manuals/xilinx2020\\_2/ug1399-vitis-hls.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1399-vitis-hls.pdf).
- <span id="page-59-1"></span>[20] Xilinx, Inc. Vitis Unified Software Platform. url: [https://www.xilinx.com/products/](https://www.xilinx.com/products/design-tools/vitis.html) [design-tools/vitis.html](https://www.xilinx.com/products/design-tools/vitis.html).
- <span id="page-59-2"></span>[21] Xilinx, Inc. Vitis Unified Software Platform Documentation: Application Acceleration Development. Mar. 2021. URL: [https://www.xilinx.com/support/documentation/sw\\_](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1393-vitis-application-acceleration.pdf) [manuals/xilinx2020\\_2/ug1393-vitis-application-acceleration.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1393-vitis-application-acceleration.pdf).
- <span id="page-59-6"></span>[22] Xilinx, Inc. "Xilinx Announces Vitis – a Unified Software Platform Unlocking a New Design Experience for All Developers". In: Xilinx (Oct. 1, 2019). url: [https://www.xilinx.](https://www.xilinx.com/news/press/2019/xilinx-announces-vitis--a-unified-software-platform-unlocking-a-new-design-experience-for-all-developers.html) [com/news/press/2019/xilinx-announces-vitis--a-unified-software-platform](https://www.xilinx.com/news/press/2019/xilinx-announces-vitis--a-unified-software-platform-unlocking-a-new-design-experience-for-all-developers.html)[unlocking-a-new-design-experience-for-all-developers.html](https://www.xilinx.com/news/press/2019/xilinx-announces-vitis--a-unified-software-platform-unlocking-a-new-design-experience-for-all-developers.html).
- <span id="page-59-0"></span>[23] Hamid Reza Zohouri et al. "Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs". In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. SC '16. Salt Lake City, Utah: IEEE Press, 2016. isbn: 9781467388153. doi: [10.1109/SC.2016.34](https://doi.org/10.1109/SC.2016.34).

# APPENDIX A

# Testing result data

<span id="page-60-1"></span><span id="page-60-0"></span>The test results from the experiments on the affine transformation application from chapter [4](#page-26-0) can be seen in tables [A.1,](#page-61-1) [A.2](#page-62-0) and [A.3.](#page-63-0) The percentages changed are relative to the unoptimized Vitis implementation.

The test results from the experiments on the [SpMV](#page-6-19) application from chapter [5](#page-40-0) can be seen in tables [A.4,](#page-64-0) and [A.5.](#page-65-0) The percentages changed are relative to the unoptimized Vitis implementation.



<span id="page-61-1"></span><span id="page-61-0"></span>

	Matrix dimensions: $1024\times1024$							
Version	Wall time		Kernel time	Power usage			Energy usage	
	value	change	value	$_{\rm change}$	value	change	value	change '
VexCL	$8.76 \text{ ms} \pm 40.45 \text{ \mu s}$	$-84.2\%$	N/A	$\sim$	50.19 W $\pm$ 0.42 W	$+67.9\%$	$0.12 \text{ mWh} \pm 1.17 \text{ µWh}$	$-73.4\%$
Vitis (unopt.)	$55.30 \text{ ms} \pm 0.63 \text{ ms}$	$0.0\%$	$42.17 \text{ ms } \pm 0.23 \text{ ms}$	$0.0\%$	29.89 W $\pm$ 3.13 W	$0.0\%$	$0.46 \text{ mWh} \pm 48.42 \text{ }\mu\text{Wh}$	$0.0\%$
Vitis (opt. $1$ )	$41.08 \text{ ms } \pm 0.49 \text{ ms}$	$-25.7\%$	$38.49 \text{ ms } \pm 0.74 \text{ ms}$	$-8.7\%$	29.04 W $\pm$ 2.91 W	$-2.8\%$	$0.33$ mWh $\pm$ 33.43 µWh	$-27.8\%$
Vitis (opt. $2)$ )	$42.49 \text{ ms } \pm 0.32 \text{ ms}$	$-23.2\%$	$40.54 \text{ ms} \pm 0.31 \text{ ms}$	$-3.9\%$	32.39 W $\pm$ 0.27 W	$+8.3\%$	$0.38$ mWh $\pm$ 4.31 µWh	$-16.8\%$
Vitis (opt. $3)$ )	$43.85 \text{ ms } \pm 0.22 \text{ ms}$	$-20.7\%$	$41.70 \text{ ms } \pm 0.20 \text{ ms}$	$-1.1\%$	32.12 W $\pm$ 0.27 W	$+7.4\%$	$0.39$ mWh $\pm$ 3.87 µWh	$-14.8\%$
Vitis (opt. $4$ )	56.56 ms $\pm$ 0.31 ms	$+2.3\%$	54.30 ms $\pm$ 0.20 ms	$+28.7\%$	32.31 W $\pm$ 0.34 W	$+8.1\%$	$0.51$ mWh $\pm$ 5.95 µWh	$+10.5\%$
Vitis (opt. $5)$	40.35 ms $\pm$ 0.18 ms	-27.0 $\%$	$38.17 \text{ ms} \pm 0.11 \text{ ms}$	$-9.5\%$	32.28 W $\pm$ 0.41 W	$+8.0\%$	$0.36$ mWh $\pm$ 4.90 µWh	$-21.2\%$

Table A.1: Test results of smaller matrices from the experiments on the affine transformation application.



<span id="page-62-0"></span>

	Matrix dimensions: $2 \times 2.10^6$							
Version	Wall time		Kernel time		Power usage		Energy usage	
	value	change	value	change	value	change	value	change
VexCL	$0.57$ s $\pm$ 1.72 ms	$+185.2\%$	N/A	$-$	69.02 W $\pm$ 16.40 W	$+135.0\%$	$10.97 \text{ mWh} \pm 2.61 \text{ mWh}$	$+570.3\%$
Vitis (unopt.)	$0.20 \text{ s } \pm 1.42 \text{ ms}$	$0.0\%$	$0.15$ s $\pm$ 0.18 ms	$0.0\%$	29.37 W $\pm$ 3.18 W	$0.0\%$	$1.64 \text{ mWh} \pm 0.18 \text{ mWh}$	$0.0\%$
Vitis (opt. $1$ )	$0.15$ s $\pm 2.42$ ms	$-25.6\%$	$0.14$ s $\pm 2.19$ ms	$-4.8\%$	$30.09 W \pm 2.99 W$	$+2.4\%$	$1.25 \text{ mWh} \pm 0.13 \text{ mWh}$	$-23.8\%$
Vitis (opt. $2)$ )	$0.15$ s $\pm 2.66$ ms	$-26.0\%$	$0.14$ s $\pm 2.61$ ms	$-3.8\%$	32.51 W $\pm$ 0.34 W	$+10.7\%$	1.34 mWh $\pm$ 27.85 µWh	$-18.1\%$
Vitis (opt. $3)$ )	$0.16$ s $\pm$ 0.43 ms	$-19.4\%$	$0.16 \text{ s} \pm 0.37 \text{ ms}$	$+4.9\%$	32.32 W $\pm$ 0.33 W	$+10.0\%$	$1.45 \text{ mWh} \pm 15.34 \text{ µWh}$	$-11.3\%$
Vitis (opt. $4$ )	$0.21 \text{ s} \pm 1.02 \text{ ms}$	$+4.7\%$	$0.20$ s $\pm$ 0.75 ms	$+37.5\%$	32.67 W $\pm$ 0.41 W	$+11.2\%$	1.91 mWh $\pm$ 25.65 µWh	$+16.5\%$
Vitis (opt. $5)$	$0.15 \text{ s} \pm 0.70 \text{ ms}$	$-26.2\%$	$0.14 \text{ s} \pm 0.55 \text{ ms}$	$-4.2\%$	32.34 W $\pm$ 0.33 W	$+10.1\%$	1.33 mWh $\pm$ 14.98 µWh	$-18.7\%$

Table A.2: Test results of matrices with same amount of elements, but differences in height and width, from the experiments on the affine transformation application.



<span id="page-63-0"></span>

	Matrix dimensions: $10^4 \times 10^4$							
Version	Wall time		Kernel time	Power usage			Energy usage	
	value	$_{\rm change}$	value	change	value	$_{\rm change}$	value	change
VexCL	$1.05 s \pm 0.15 s$	$-78.9\%$	N/A	$\overline{\phantom{0}}$	49.22 W $\pm$ 0.97 W	$+77.4\%$	$14.32 \text{ mWh} \pm 2.11 \text{ mWh}$	$-62.5\%$
Vitis (unopt.)	4.95 s $\pm$ 32.18 ms	$0.0\%$	$4.02$ s $\pm$ 0.38 ms	$0.0\%$	27.74 W $\pm$ 1.92 W	$0.0\%$	$38.19 \text{ mWh} \pm 2.65 \text{ mWh}$	$0.0\%$
Vitis (opt. $1$ )	$3.76$ s $\pm$ 33.57 ms	$-24.1\%$	$3.61 \text{ s} \pm 42.98 \text{ ms}$	$-10.0\%$	32.38 W $\pm$ 1.50 W	$+16.7\%$	$33.82 \text{ mWh} \pm 1.59 \text{ mWh}$	$-11.4\%$
Vitis (opt. $2$ )	$3.42$ s $\pm$ 37.95 ms	$-31.0\%$	$3.34 \text{ s} \pm 41.25 \text{ ms}$	$-16.9\%$	32.55 W $\pm$ 0.40 W	$+17.3\%$	$30.92 \text{ mWh} \pm 0.51 \text{ mWh}$	$-19.0\%$
Vitis (opt. $3)$	$3.97 s \pm 6.11 ms$	$-19.9\%$	$3.87 s \pm 6.16$ ms	$-3.6\%$	32.47 W $\pm$ 0.39 W	$+17.0\%$	$35.78 \text{ mWh} \pm 0.43 \text{ mWh}$	$-6.3\%$
Vitis (opt. $4$ )	$5.12$ s $\pm$ 16.52 ms	$+3.4\%$	$5.03 \text{ s} \pm 19.55 \text{ ms}$	$+25.2\%$	32.81 W $\pm$ 0.43 W	$+18.3\%$	46.69 mWh $\pm$ 0.63 mWh	$+22.3\%$
Vitis (opt. $5$ )	3.64 s $\pm$ 18.83 ms	$-26.6\%$	$3.54 \text{ s} \pm 16.35 \text{ ms}$	$-11.9\%$	32.53 W $\pm$ 0.42 W	$+17.3\%$	$32.85 \text{ mWh} \pm 0.46 \text{ mWh}$	$-14.0\%$

Table A.3: Test results of larger matrices from the experiments on the affine transformation application.





<span id="page-64-0"></span>Table A.4: Test results of smaller matrices from the experiments on the sparse matrix-vector multiplication application.







<span id="page-65-0"></span>Table A.5: Test results of larger matrices from the experiments on the sparse matrix-vector multiplication application.